{"id":"https://openalex.org/W1970054125","doi":"https://doi.org/10.1109/fpl.2012.6339191","title":"FPGA-based design and implementation of a multi-GBPS LDPC decoder","display_name":"FPGA-based design and implementation of a multi-GBPS LDPC decoder","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1970054125","doi":"https://doi.org/10.1109/fpl.2012.6339191","mag":"1970054125"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075502847","display_name":"Alexios Balatsoukas\u2010Stimming","orcid":"https://orcid.org/0000-0002-6721-4666"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Alexios Balatsoukas-Stimming","raw_affiliation_strings":["Electronic and Computer Engineering Department, Technical University of Crete, Chania, Greece","Electronic & Computer Engineering Dept., Technical University of Crete, 73100 Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Electronic and Computer Engineering Department, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Electronic & Computer Engineering Dept., Technical University of Crete, 73100 Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056983242","display_name":"Apostolos Dollas","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Apostolos Dollas","raw_affiliation_strings":["Electronic and Computer Engineering Department, Technical University of Crete, Chania, Greece","Electronic & Computer Engineering Dept., Technical University of Crete, 73100 Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Electronic and Computer Engineering Department, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Electronic & Computer Engineering Dept., Technical University of Crete, 73100 Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5075502847"],"corresponding_institution_ids":["https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":2.8368,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.90581391,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8398756980895996},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7716255784034729},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7618869543075562},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5711628794670105},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5704717636108398},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5325911045074463},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.504574179649353},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.47555702924728394},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4656178951263428},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4620698094367981},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42476916313171387},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4075809419155121},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3587827682495117},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20839518308639526},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08283570408821106},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07479673624038696}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8398756980895996},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7716255784034729},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7618869543075562},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5711628794670105},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5704717636108398},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5325911045074463},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.504574179649353},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.47555702924728394},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4656178951263428},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4620698094367981},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42476916313171387},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4075809419155121},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3587827682495117},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20839518308639526},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08283570408821106},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07479673624038696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W7241855","https://openalex.org/W1536930200","https://openalex.org/W1543176451","https://openalex.org/W1964402820","https://openalex.org/W1990436563","https://openalex.org/W2079450008","https://openalex.org/W2088217991","https://openalex.org/W2090561681","https://openalex.org/W2115474489","https://openalex.org/W2120150623","https://openalex.org/W2127490352","https://openalex.org/W2128765501","https://openalex.org/W2133068391","https://openalex.org/W2144024329","https://openalex.org/W2156938362","https://openalex.org/W2164179402","https://openalex.org/W4250143236","https://openalex.org/W6684004369"],"related_works":["https://openalex.org/W2353338231","https://openalex.org/W2035769530","https://openalex.org/W2064674583","https://openalex.org/W4299647765","https://openalex.org/W2388275429","https://openalex.org/W2077272551","https://openalex.org/W1979159634","https://openalex.org/W2785398129","https://openalex.org/W2796469349","https://openalex.org/W1968840821"],"abstract_inverted_index":{"We":[0,104],"design":[1,91],"a":[2,44,58,65,73,87,98,116],"very":[3],"high":[4],"speed":[5,67],"LDPC":[6],"code":[7,59],"decoder":[8,41],"architecture":[9,23],"for":[10],"(3,6)-regular":[11],"codes":[12],"by":[13,86,123],"employing":[14],"hybrid":[15],"quantization,":[16],"pipelining,":[17],"and":[18,71,95],"FPGA-specific":[19],"optimizations.":[20],"Our":[21],"pipelined":[22],"fully":[24,93],"addresses":[25],"the":[26,81,84],"decoder's":[27],"significant":[28,88],"I/O":[29],"requirements,":[30],"even":[31],"when":[32],"an":[33,52,107],"early":[34],"termination":[35],"circuit":[36],"is":[37,112],"employed.":[38],"The":[39],"proposed":[40],"can":[42],"achieve":[43,115],"throughput":[45,117],"of":[46,54,60,68,75,83,118,129],"up":[47,119],"to":[48,114,120],"16.9":[49],"Gbps":[50,122],"at":[51,64],"Eb/N0":[53],"3.5":[55],"dB":[56,126],"using":[57],"length":[61],"1152,":[62],"running":[63],"clock":[66],"153":[69],"MHz":[70],"performing":[72],"maximum":[74],"10":[76],"decoding":[77],"iterations,":[78],"thus":[79],"out-performing":[80],"state":[82],"art":[85],"margin.":[89],"This":[90],"was":[92],"implemented":[94],"tested":[96],"on":[97],"Xilinx":[99],"Virtex":[100],"5":[101],"XC5VLX110":[102],"FPGA.":[103],"also":[105],"present":[106],"alternative,":[108],"low-complexity":[109],"design,":[110],"which":[111],"able":[113],"21.6":[121],"sacrifing":[124],"0.75":[125],"in":[127],"terms":[128],"Eb/N0.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}