{"id":"https://openalex.org/W2005340467","doi":"https://doi.org/10.1109/fpl.2012.6339189","title":"Correctly rounded floating-point division for DSP-enabled FPGAs","display_name":"Correctly rounded floating-point division for DSP-enabled FPGAs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2005340467","doi":"https://doi.org/10.1109/fpl.2012.6339189","mag":"2005340467"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["Altera European Technology Centre, High Wycombe, UK"],"affiliations":[{"raw_affiliation_string":"Altera European Technology Centre, High Wycombe, UK","institution_ids":["https://openalex.org/I4210094575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010739346"],"corresponding_institution_ids":["https://openalex.org/I4210094575"],"apc_list":null,"apc_paid":null,"fwci":4.492,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.9464046,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"249","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7305018901824951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7273226380348206},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.657353937625885},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5652347803115845},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.5280730724334717},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5176042318344116},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5078545212745667},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.48018065094947815},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.479964017868042},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4613703489303589},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4526873826980591},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3071834444999695},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1763249635696411},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17194169759750366},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06899988651275635}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7305018901824951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7273226380348206},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.657353937625885},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5652347803115845},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.5280730724334717},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5176042318344116},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5078545212745667},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.48018065094947815},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.479964017868042},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4613703489303589},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4526873826980591},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3071834444999695},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1763249635696411},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17194169759750366},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06899988651275635},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.368.6961","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.368.6961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.altera.com/technology/dsp/floating-point/floating-point-division-for-dsp-fpga.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W64390532","https://openalex.org/W196780403","https://openalex.org/W1778289469","https://openalex.org/W2030898836","https://openalex.org/W2043596201","https://openalex.org/W2045901195","https://openalex.org/W2056410596","https://openalex.org/W2107166538","https://openalex.org/W2117764803","https://openalex.org/W2124391308","https://openalex.org/W2128393696","https://openalex.org/W2152662360","https://openalex.org/W2160106215","https://openalex.org/W2162487360","https://openalex.org/W2162880276","https://openalex.org/W2207050309","https://openalex.org/W2285164917","https://openalex.org/W3149594966","https://openalex.org/W6602600439","https://openalex.org/W6664519184"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2744553356","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W797688974","https://openalex.org/W4296617584"],"abstract_inverted_index":{"Floating-point":[0],"division":[1,18,59],"is":[2,88],"a":[3,127],"very":[4],"costly":[5],"operation":[6],"in":[7,47,68],"FPGA":[8],"designs.":[9,49,90],"High-frequency":[10],"implementations":[11,38,114],"of":[12,25,34,64,146],"the":[13,23,26,65,82,96,136,147],"classic":[14],"digit-recurrence":[15],"algorithms":[16],"for":[17,58,115],"have":[19,99],"long":[20],"latencies":[21],"(of":[22],"order":[24],"number":[27],"fraction":[28],"bits)":[29],"and":[30,79,142],"consume":[31],"large":[32],"amounts":[33],"logic.":[35],"Additionally,":[36,91],"these":[37],"require":[39],"important":[40],"routing":[41],"resources,":[42],"making":[43],"timing":[44],"closure":[45],"difficult":[46],"complete":[48],"In":[50],"this":[51],"paper":[52],"we":[53],"present":[54],"two":[55],"multiplier-based":[56],"architectures":[57,84,98,104,125,132],"which":[60],"make":[61],"efficient":[62],"use":[63],"DSP":[66,80,138],"resources":[67],"recent":[69],"Altera":[70,137],"FPGAs.":[71],"By":[72],"balancing":[73],"resource":[74],"usage":[75],"between":[76],"logic,":[77],"memory":[78],"blocks,":[81],"presented":[83,131],"maintain":[85],"high":[86],"frequencies":[87],"full":[89],"compared":[92],"to":[93,110],"classical":[94],"algorithms,":[95],"proposed":[97],"significantly":[100],"lower":[101],"latencies.":[102],"The":[103,130],"target":[105],"faithfully":[106],"rounded":[107,124],"results,":[108],"similar":[109],"most":[111],"elementary":[112],"functions":[113],"FPGAs":[116],"but":[117],"can":[118],"also":[119],"be":[120,144],"transformed":[121],"into":[122],"correctly":[123],"with":[126],"small":[128],"overhead.":[129],"are":[133],"built":[134],"using":[135],"Builder":[139],"Advanced":[140],"framework":[141],"will":[143],"part":[145],"default":[148],"blockset.":[149]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}