{"id":"https://openalex.org/W2002369187","doi":"https://doi.org/10.1109/fpl.2012.6339186","title":"Automating the design of mLUT MPSoPC FPGAs in the cloud","display_name":"Automating the design of mLUT MPSoPC FPGAs in the cloud","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2002369187","doi":"https://doi.org/10.1109/fpl.2012.6339186","mag":"2002369187"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042096109","display_name":"Eugene Cartwright","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143107","display_name":"Fayetteville Public Library","ror":"https://ror.org/047a39447","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210143107"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E. Cartwright","raw_affiliation_strings":["CSCE Department, Fayetteville, AR, USA","CSCE Department, Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I4210143107"]},{"raw_affiliation_string":"CSCE Department, Fayetteville, Arkansas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060434427","display_name":"A. Fahkari","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143107","display_name":"Fayetteville Public Library","ror":"https://ror.org/047a39447","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210143107"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Fahkari","raw_affiliation_strings":["CSCE Department, Fayetteville, AR, USA","CSCE Department, Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I4210143107"]},{"raw_affiliation_string":"CSCE Department, Fayetteville, Arkansas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100543612","display_name":"Sen Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143107","display_name":"Fayetteville Public Library","ror":"https://ror.org/047a39447","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210143107"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sen Ma","raw_affiliation_strings":["CSCE Department, Fayetteville, AR, USA","CSCE Department, Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I4210143107"]},{"raw_affiliation_string":"CSCE Department, Fayetteville, Arkansas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050195421","display_name":"Casey Smith","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143107","display_name":"Fayetteville Public Library","ror":"https://ror.org/047a39447","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210143107"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Smith","raw_affiliation_strings":["CSCE Department, Fayetteville, AR, USA","CSCE Department, Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I4210143107"]},{"raw_affiliation_string":"CSCE Department, Fayetteville, Arkansas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I4210143107","display_name":"Fayetteville Public Library","ror":"https://ror.org/047a39447","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210143107"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Huang","raw_affiliation_strings":["CSCE Department, Fayetteville, AR, USA","CSCE Department, Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I4210143107"]},{"raw_affiliation_string":"CSCE Department, Fayetteville, Arkansas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062434121","display_name":"David Andrews","orcid":"https://orcid.org/0000-0003-1464-7107"},"institutions":[{"id":"https://openalex.org/I4210143107","display_name":"Fayetteville Public Library","ror":"https://ror.org/047a39447","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210143107"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Andrews","raw_affiliation_strings":["CSCE Department, Fayetteville, AR, USA","CSCE Department, Fayetteville, Arkansas, USA"],"affiliations":[{"raw_affiliation_string":"CSCE Department, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I4210143107"]},{"raw_affiliation_string":"CSCE Department, Fayetteville, Arkansas, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007875897","display_name":"Jason Agron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Agron","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corporation, Santa Clara, California, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, California, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5042096109"],"corresponding_institution_ids":["https://openalex.org/I4210143107"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.653457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"45","issue":null,"first_page":"231","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7979122400283813},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6326277256011963},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.6207237839698792},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6147879362106323},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.5803313851356506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.546226441860199},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5302977561950684},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.49163490533828735},{"id":"https://openalex.org/keywords/posix-threads","display_name":"POSIX Threads","score":0.4827679693698883},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.46973833441734314},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46463707089424133},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45002561807632446},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.325023889541626},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.23605570197105408}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7979122400283813},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6326277256011963},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.6207237839698792},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6147879362106323},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.5803313851356506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.546226441860199},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5302977561950684},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.49163490533828735},{"id":"https://openalex.org/C41138395","wikidata":"https://www.wikidata.org/wiki/Q928112","display_name":"POSIX Threads","level":3,"score":0.4827679693698883},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.46973833441734314},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46463707089424133},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45002561807632446},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.325023889541626},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.23605570197105408},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1993168130","https://openalex.org/W2002931018","https://openalex.org/W2069291604","https://openalex.org/W2080393180","https://openalex.org/W2121758805","https://openalex.org/W2139749211","https://openalex.org/W2147567101","https://openalex.org/W2149777400","https://openalex.org/W2160955218","https://openalex.org/W4249437221","https://openalex.org/W6680882696"],"related_works":["https://openalex.org/W631024887","https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145"],"abstract_inverted_index":{"Modern":[0],"platform":[1],"FPGAs":[2],"are":[3],"over":[4],"the":[5,92,97,118,125],"million-LUT":[6],"level,":[7],"large":[8],"enough":[9],"to":[10,49,62],"support":[11],"complete":[12],"heterogeneous":[13,86,109],"Multiprocessor":[14],"System-On-Chips":[15],"(MPSoCs).":[16],"Constructing":[17],"systems":[18,46],"with":[19,47],"10's":[20],"of":[21,51,66,91,99],"processors":[22],"is":[23,96,121],"currently":[24],"feasible":[25,42],"using":[26],"existing":[27],"manual":[28],"methods":[29],"within":[30],"vendor-specific":[31],"CAD":[32],"tools.":[33],"However":[34],"these":[35,64],"manual,":[36],"by-hand,":[37],"approaches":[38,58],"will":[39,59],"not":[40],"be":[41,60],"for":[43,81],"constructing":[44],"future":[45],"100's":[48],"1,000's":[50],"processors.":[52],"Instead,":[53],"new":[54,77],"automated":[55,78],"system":[56,67,94,107],"assembly":[57],"required":[61],"handle":[63],"levels":[65],"complexity":[68],"and":[69,108,120],"diversity.":[70],"In":[71],"this":[72],"paper":[73],"we":[74],"present":[75],"a":[76,100],"design":[79,112],"flow":[80,113],"creating":[82],"such":[83],"next":[84],"generation":[85],"MPSoCs.":[87],"An":[88],"integral":[89],"part":[90],"MPSoPC":[93],"created":[95],"inclusion":[98],"general":[101],"purpose":[102],"PThreads-compliant":[103],"HW/SW":[104],"co-designed":[105],"operating":[106],"compiler.":[110],"Our":[111],"has":[114],"been":[115],"placed":[116],"in":[117],"cloud":[119],"freely":[122],"accessible":[123],"across":[124],"Internet.":[126]},"counts_by_year":[{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}