{"id":"https://openalex.org/W1988707081","doi":"https://doi.org/10.1109/fpl.2012.6339167","title":"On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults","display_name":"On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1988707081","doi":"https://doi.org/10.1109/fpl.2012.6339167","mag":"1988707081"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063510886","display_name":"Petr Pfeifer","orcid":"https://orcid.org/0000-0001-7661-0778"},"institutions":[{"id":"https://openalex.org/I147009085","display_name":"Technical University of Liberec","ror":"https://ror.org/02jtk7k02","country_code":"CZ","type":"education","lineage":["https://openalex.org/I147009085"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Petr Pfeifer","raw_affiliation_strings":["Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Liberec, Czech Republic","Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Studentska 2/1402, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Liberec, Czech Republic","institution_ids":["https://openalex.org/I147009085"]},{"raw_affiliation_string":"Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Studentska 2/1402, Czech Republic","institution_ids":["https://openalex.org/I147009085"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043973906","display_name":"Zden\u011bk Pl\u00edva","orcid":"https://orcid.org/0000-0003-1443-0960"},"institutions":[{"id":"https://openalex.org/I147009085","display_name":"Technical University of Liberec","ror":"https://ror.org/02jtk7k02","country_code":"CZ","type":"education","lineage":["https://openalex.org/I147009085"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zdenek Pliva","raw_affiliation_strings":["Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Liberec, Czech Republic","Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Studentska 2/1402, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Liberec, Czech Republic","institution_ids":["https://openalex.org/I147009085"]},{"raw_affiliation_string":"Institute of Information Technology and Electronics, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, Technical University of Liberec, Studentska 2/1402, Czech Republic","institution_ids":["https://openalex.org/I147009085"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063510886"],"corresponding_institution_ids":["https://openalex.org/I147009085"],"apc_list":null,"apc_paid":null,"fwci":2.3205,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87699082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"743","last_page":"746"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8068572282791138},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.5871871709823608},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5823676586151123},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5508936047554016},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46637728810310364},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4649316966533661},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4181331992149353},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4095664620399475},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.400066614151001},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21889859437942505}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8068572282791138},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.5871871709823608},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5823676586151123},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5508936047554016},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46637728810310364},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4649316966533661},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4181331992149353},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4095664620399475},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.400066614151001},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21889859437942505},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2116750875","https://openalex.org/W2143974498","https://openalex.org/W2170058139"],"related_works":["https://openalex.org/W2897745397","https://openalex.org/W2079135648","https://openalex.org/W2016902575","https://openalex.org/W2002703587","https://openalex.org/W2372011548","https://openalex.org/W2013035321","https://openalex.org/W2113148102","https://openalex.org/W3217667592","https://openalex.org/W2021137365","https://openalex.org/W2524004831"],"abstract_inverted_index":{"The":[0,135],"rapidly":[1],"growing":[2],"world":[3],"of":[4,16,27,37,122,148,169,175,182],"FPGA":[5,83,127],"devices":[6],"offers":[7],"important":[8,146],"as":[9,11],"well":[10],"interesting":[12,138],"platforms":[13],"for":[14],"analyses":[15],"process":[17,29],"scaling.":[18],"It":[19],"creates":[20],"also":[21],"new":[22,28,110],"study":[23],"opportunities":[24],"in":[25,35,39,51,70,159,179],"case":[26],"variations":[30,49,53,67],"and":[31,56,63,89,102,104,130,171,189],"degradation":[32],"effects.":[33],"Changes":[34],"parameters":[36],"FPGAs":[38],"time":[40],"or":[41,47,54,78,81,132,157],"under":[42],"either":[43],"power":[44],"supply":[45],"voltage":[46],"temperature":[48],"result":[50,69],"timing":[52,66],"delays":[55,151],"may":[57,68],"affect":[58],"the":[59,75,92,109,120,126,145,149,160,180],"final":[60,76],"design":[61,93,129,133],"quality":[62],"dependability.":[64],"Such":[65],"delay":[71,172],"faults,":[72],"up":[73],"to":[74],"device":[77],"equipment":[79],"malfunction":[80],"failure.":[82],"designs":[84],"must":[85],"be":[86],"carefully":[87],"tested":[88],"simulated":[90],"during":[91,141],"phase.":[94],"This":[95,117],"area":[96,121],"is":[97],"well-covered":[98],"by":[99,125,153,166],"many":[100],"papers":[101],"publications":[103],"being":[105],"investigated":[106],"again":[107],"with":[108],"processes":[111],"coming":[112],"every":[113],"approximately":[114],"2":[115],"years.":[116],"paper":[118,136],"investigates":[119],"effects":[123],"caused":[124,152],"chip":[128],"metallization":[131],"trade-offs.":[134],"presents":[137],"results":[139,163,178],"obtained":[140,165],"various":[142],"tests":[143],"including":[144],"values":[147],"total":[150],"neighboring":[154],"loaded":[155],"SLICEs":[156],"locations":[158],"FPGA.":[161],"These":[162],"were":[164],"a":[167],"method":[168],"frequency":[170],"measurement,":[173],"capable":[174],"delivering":[176],"stable":[177],"range":[181],"0.1ps":[183],"(100fs),":[184],"using":[185],"only":[186],"inexpensive":[187],"tools":[188],"methods.":[190]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}