{"id":"https://openalex.org/W2025500963","doi":"https://doi.org/10.1109/fpl.2012.6339163","title":"Evaluating the efficiency of DSP Block synthesis inference from flow graphs","display_name":"Evaluating the efficiency of DSP Block synthesis inference from flow graphs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2025500963","doi":"https://doi.org/10.1109/fpl.2012.6339163","mag":"2025500963"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010695155","display_name":"Bajaj Ronak","orcid":"https://orcid.org/0000-0002-8964-2944"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Bajaj Ronak","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore","School of Computer Engineering, Nanyang Technological University,,Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University,,Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore","School of Computer Engineering, Nanyang Technological University,,Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University,,Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010695155"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":3.1906,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.91596402,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"727","last_page":"730"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7388420701026917},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7186599373817444},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6126725077629089},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6058318614959717},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5496602058410645},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5281529426574707},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.49750378727912903},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.49449989199638367},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4845396876335144},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.47712066769599915},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42771369218826294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3927379846572876},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3723427355289459},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3684157133102417},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3300929665565491},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3038516342639923},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21260297298431396},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.17802801728248596},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10350707173347473}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7388420701026917},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7186599373817444},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6126725077629089},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6058318614959717},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5496602058410645},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5281529426574707},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.49750378727912903},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.49449989199638367},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4845396876335144},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.47712066769599915},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42771369218826294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3927379846572876},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3723427355289459},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3684157133102417},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3300929665565491},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3038516342639923},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21260297298431396},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.17802801728248596},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10350707173347473},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/83937","is_oa":false,"landing_page_url":"http://hdl.handle.net/10220/12874","pdf_url":null,"source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1580605764","https://openalex.org/W2023406772","https://openalex.org/W2099875365","https://openalex.org/W2118545818","https://openalex.org/W2151866792","https://openalex.org/W2155256384","https://openalex.org/W2161160837","https://openalex.org/W2168493238","https://openalex.org/W3141697670","https://openalex.org/W6684132301"],"related_works":["https://openalex.org/W1978911128","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W282396022","https://openalex.org/W2159022270"],"abstract_inverted_index":{"The":[0],"embedded":[1],"DSP":[2,90],"Blocks":[3,91],"in":[4,11,78],"FPGAs":[5],"have":[6],"become":[7],"significantly":[8],"more":[9],"capable":[10],"recent":[12],"generations":[13],"of":[14,24,29,70,89,95],"devices.":[15],"While":[16],"vendor":[17],"synthesis":[18,57],"tools":[19],"can":[20,53],"infer":[21],"the":[22,27],"use":[23,88],"these":[25,50],"resources,":[26],"efficiency":[28],"this":[30,60,64],"inference":[31],"is":[32],"not":[33,48],"guaranteed.":[34],"Specific":[35],"language":[36],"structures":[37],"are":[38],"suggested":[39],"for":[40],"implementing":[41],"standard":[42,51,75],"applications":[43],"but":[44],"others":[45],"that":[46,74],"do":[47],"fit":[49],"designs":[52],"suffer":[54],"from":[55],"inefficient":[56],"inference.":[58],"In":[59],"paper,":[61],"we":[62],"demonstrate":[63],"effect":[65],"by":[66],"synthesising":[67],"a":[68,79],"number":[69],"arithmetic":[71],"circuits,":[72],"showing":[73],"code":[76],"results":[77],"significant":[80],"resource":[81],"and":[82,92],"timing":[83],"overhead":[84],"compared":[85],"to":[86],"considered":[87],"their":[93],"plethora":[94],"configuration":[96],"options":[97],"through":[98],"custom":[99],"instantiation.":[100]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}