{"id":"https://openalex.org/W2064514610","doi":"https://doi.org/10.1109/fpl.2012.6339136","title":"An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay","display_name":"An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2064514610","doi":"https://doi.org/10.1109/fpl.2012.6339136","mag":"2064514610"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034193518","display_name":"Chin Hau Hoo","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Chin Hau Hoo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034193518"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":1.773,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.85800733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"2","issue":null,"first_page":"400","last_page":"406"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9667999744415283,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9192582964897156},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9002800583839417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7873660326004028},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.523200511932373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5141968727111816},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4482708275318146},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4154638648033142},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4119298458099365},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4108606278896332},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4000205993652344},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3577550947666168},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3343975245952606},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3311938941478729},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2747820019721985},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.17679110169410706},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09971368312835693}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9192582964897156},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9002800583839417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7873660326004028},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.523200511932373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5141968727111816},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4482708275318146},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4154638648033142},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4119298458099365},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4108606278896332},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4000205993652344},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3577550947666168},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3343975245952606},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3311938941478729},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2747820019721985},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.17679110169410706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09971368312835693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/69284","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/69284","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1517331674","https://openalex.org/W1830202293","https://openalex.org/W1975010174","https://openalex.org/W1987517851","https://openalex.org/W2064811579","https://openalex.org/W2095211124","https://openalex.org/W2096313289","https://openalex.org/W2104771645","https://openalex.org/W2108727674","https://openalex.org/W2114870379","https://openalex.org/W2118258540","https://openalex.org/W2119856332","https://openalex.org/W2120538858","https://openalex.org/W2127919083","https://openalex.org/W2134923074","https://openalex.org/W2150022482","https://openalex.org/W2160642395","https://openalex.org/W2171757376","https://openalex.org/W4251330784"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W2554791727","https://openalex.org/W2357657342","https://openalex.org/W1874409533","https://openalex.org/W1981395029","https://openalex.org/W2108083791","https://openalex.org/W4250137794","https://openalex.org/W2381631044","https://openalex.org/W2063044603","https://openalex.org/W2136261407"],"abstract_inverted_index":{"With":[0],"the":[1,17,50,86,89,94,138,149,152,155,165,215],"increasing":[2],"number":[3,157],"of":[4,88,97,151,158,183,191],"processors":[5],"in":[6,214],"Multiprocessor":[7],"System-on-Chips":[8],"(MPSoCs),":[9],"Network-on-Chips":[10],"(NoCs)":[11],"are":[12,169,212],"replacing":[13],"conventional":[14],"buses":[15],"as":[16],"interprocessor":[18],"communication":[19],"architecture.":[20],"Since":[21],"different":[22],"use":[23],"cases":[24],"might":[25],"be":[26,197],"running":[27],"on":[28,64],"MPSoCs,":[29],"there":[30],"is":[31,93,121,126,134,145],"a":[32,44,98,103],"need":[33],"for":[34,78,171],"dynamically":[35,40,57],"reconfigurable":[36,41,58,106],"NoC.":[37,99],"However,":[38],"most":[39],"NoCs":[42,59],"have":[43,60,69],"large":[45],"area":[46,112,181],"overhead":[47],"due":[48],"to":[49,185,193,199],"additional":[51],"reconfiguration":[52,66,71,115,133,188],"logic.":[53],"While":[54],"recently":[55],"some":[56],"been":[61],"proposed":[62],"based":[63],"partial":[65],"(PR),":[67],"they":[68],"high":[70],"delay":[72,116,144,189],"and":[73,117,132,163,187,204,207],"require":[74],"off-line":[75],"bitstream":[76,119],"generation":[77,120],"all":[79],"possible":[80],"scenarios.":[81],"The":[82,123,174],"problem":[83],"lies":[84],"with":[85,110],"design":[87,109,178],"crossbar":[90,107,124,176,210],"switch,":[91],"which":[92],"fundamental":[95],"component":[96],"In":[100],"this":[101],"paper,":[102],"novel":[104,175],"partially":[105],"switch":[108,125,177],"low":[111,114],"requirement,":[113],"runtime":[118],"presented.":[122],"built":[127],"from":[128],"lookup":[129],"tables":[130],"(LUTs),":[131],"done":[135],"by":[136,147],"modifying":[137],"LUTs'":[139,172],"content":[140],"through":[141],"PR.":[142],"Reconfiguration":[143],"minimized":[146],"constraining":[148],"placement":[150],"LUTs":[153],"into":[154],"least":[156],"configurable":[159],"logic":[160],"block":[161],"columns":[162],"identifying":[164],"configuration":[166],"frames":[167],"that":[168],"responsible":[170],"content.":[173],"achieves":[179],"an":[180],"saving":[182],"up":[184,192],"84%":[186],"minimization":[190],"78%.":[194],"It":[195],"can":[196],"used":[198],"realize":[200],"any":[201],"network":[202],"topology,":[203],"Clos,":[205],"Benes":[206],"single":[208],"stage":[209],"topologies":[211],"evaluated":[213],"paper.":[216]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}