{"id":"https://openalex.org/W2046004968","doi":"https://doi.org/10.1109/fpl.2012.6339135","title":"DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS","display_name":"DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2046004968","doi":"https://doi.org/10.1109/fpl.2012.6339135","mag":"2046004968"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036026568","display_name":"Antoni Roca","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Antoni Roca","raw_affiliation_strings":["Parallel Architectures Laboratory (GAP), Universitat Polit\u00e9cnica de Val\u00e9ncia, Spain","Parallel Architectures Lab (GAP), Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Laboratory (GAP), Universitat Polit\u00e9cnica de Val\u00e9ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Lab (GAP), Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046815809","display_name":"Jos\u00e9 Flich","orcid":"https://orcid.org/0000-0001-8581-6284"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Flich","raw_affiliation_strings":["Parallel Architectures Laboratory (GAP), Universitat Polit\u00e9cnica de Val\u00e9ncia, Spain","Parallel Architectures Lab (GAP), Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Laboratory (GAP), Universitat Polit\u00e9cnica de Val\u00e9ncia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Lab (GAP), Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Electrical and Computer Engineering Department, Democritus University of Thrace, Greece","[Electrical and Computer Engineering Department, Democritus University of Thrace, Greece]"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Democritus University of Thrace, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"[Electrical and Computer Engineering Department, Democritus University of Thrace, Greece]","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036026568"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":2.6077,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.90119167,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"394","last_page":"399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8682219982147217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7332075238227844},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6796919107437134},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5123027563095093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5054402351379395},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4867841899394989},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.44772014021873474},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44727593660354614},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3906676769256592},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.329630047082901},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24849805235862732},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13997095823287964},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08062919974327087},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0710841715335846}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8682219982147217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7332075238227844},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6796919107437134},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5123027563095093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5054402351379395},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4867841899394989},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.44772014021873474},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44727593660354614},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3906676769256592},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.329630047082901},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24849805235862732},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13997095823287964},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08062919974327087},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0710841715335846},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.705.1380","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.705.1380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://utopia.duth.gr/%7Edimitrak/FPL2012.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1555458504","https://openalex.org/W1976878754","https://openalex.org/W1985046107","https://openalex.org/W2104869032","https://openalex.org/W2105782051","https://openalex.org/W2123184444","https://openalex.org/W2124125370","https://openalex.org/W2156790537","https://openalex.org/W2157985422","https://openalex.org/W2159545333","https://openalex.org/W2170116489","https://openalex.org/W6633415005"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2353836703"],"abstract_inverted_index":{"Networks-on-FPGA":[0],"consist":[1],"of":[2,5,18,28,35,41,65,110,119],"a":[3,53],"network":[4,112],"switches":[6],"connected":[7],"with":[8],"point-to-point":[9],"links":[10],"and":[11,45,68,99,113],"can":[12,100],"cover":[13],"sufficiently":[14],"the":[15,32,39,42,60,63,66,104,108,111,116,120],"communication":[16],"needs":[17],"complex":[19],"systems":[20],"implemented":[21],"on":[22],"FPGA":[23,67,105],"platforms.":[24],"The":[25,91],"efficient":[26],"implementation":[27],"such":[29],"networks":[30],"requires":[31],"appropriate":[33],"tuning":[34],"their":[36],"components":[37],"to":[38,75],"characteristics":[40],"FPGA's":[43],"logic":[44],"memory":[46],"resources.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"present":[52],"distributed":[54],"switch":[55,77,93],"architecture":[56],"that":[57],"exploits":[58],"in":[59,83],"best":[61],"way":[62],"structure":[64],"achieves":[69],"significant":[70],"area/delay":[71],"savings":[72],"when":[73],"compared":[74],"baseline":[76],"architectures;":[78],"more":[79],"than":[80],"50%":[81],"increase":[82],"operating":[84],"frequency":[85],"is":[86],"achieved":[87],"for":[88],"similar":[89],"area.":[90],"proposed":[92],"operates":[94],"as":[95],"an":[96],"elastic":[97],"pipeline":[98],"be":[101],"spread":[102],"throughout":[103],"chip":[106],"irrespective":[107],"topology":[109],"without":[114],"limiting":[115],"placement":[117],"options":[118],"corresponding":[121],"EDA":[122],"tools.":[123]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}