{"id":"https://openalex.org/W1967300927","doi":"https://doi.org/10.1109/fpl.2009.5272567","title":"FPGA challenges and opportunities at 40nm and beyond","display_name":"FPGA challenges and opportunities at 40nm and beyond","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1967300927","doi":"https://doi.org/10.1109/fpl.2009.5272567","mag":"1967300927"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Altera, USA"],"affiliations":[{"raw_affiliation_string":"Altera, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5030184404"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":1.2193,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.79642718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8726363182067871},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6456829905509949},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6127055287361145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5854377150535583},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47192811965942383},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.4442485272884369},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.42003658413887024},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16605377197265625}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8726363182067871},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6456829905509949},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6127055287361145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5854377150535583},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47192811965942383},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.4442485272884369},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.42003658413887024},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16605377197265625}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.308.7252","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.7252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~vaughn/papers/ersa2010_advances.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1543657314","https://openalex.org/W1983111999","https://openalex.org/W2008694370","https://openalex.org/W2023462222"],"related_works":["https://openalex.org/W2547453516","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W1998739673","https://openalex.org/W3208151864","https://openalex.org/W2003235352","https://openalex.org/W1564576805","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W3186016800"],"abstract_inverted_index":{"FPGA":[0,40,189,220],"companies":[1],"are":[2],"amongst":[3],"the":[4,25,66,70,84,93,110,117,130,140,157,173,215,239],"earliest":[5],"adopters":[6],"of":[7,72,83,112,119,133,146,175,218],"next-generation":[8],"process":[9,169],"technology.":[10,77],"This":[11],"involves":[12],"many":[13],"challenges,":[14],"including":[15],"power":[16,142,163,186],"management,":[17],"device":[18],"modeling,":[19],"increasing":[20,115],"I/O":[21,49,105,120],"performance":[22],"to":[23,33,68,125,138,160,181,196,198,207,231],"match":[24],"computational":[26],"capacity,":[27],"and":[28,42,62,91,143,179,224,233],"enabling":[29],"very":[30],"large":[31],"designs":[32],"be":[34],"completed":[35],"quickly.":[36],"Process":[37],"scaling":[38],"increases":[39],"capacity":[41],"allows":[43],"new":[44,226],"features,":[45],"such":[46],"as":[47,60],"high-performance":[48],"protocols":[50],"(e.g.":[51],"PCI":[52],"Express).":[53],"Scaling":[54],"favours":[55],"FPGAs":[56,113,149,203],"over":[57],"competing":[58],"technologies,":[59],"fewer":[61,63],"ASICs":[64],"have":[65],"volumes":[67],"justify":[69],"cost":[71],"a":[73,88,165],"design":[74],"in":[75,86,98,150,238],"cutting-edge":[76,89],"I":[78],"will":[79],"give":[80],"an":[81],"overview":[82],"challenges":[85],"designing":[87],"FPGA,":[90],"describe":[92],"solutions":[94],"Altera":[95],"has":[96],"adopted":[97],"its":[99],"40":[100],"nm":[101],"Stratix":[102],"IV":[103],"FPGAs.":[104],"bandwidth":[106],"is":[107,114,122,137,164,190],"crucial.":[108],"While":[109],"density":[111],"rapidly,":[116],"number":[118,132,174],"pins":[121],"not-we":[123],"need":[124,195],"move":[126],"more":[127,235],"bits":[128],"through":[129],"same":[131,240],"pins.":[134],"Another":[135],"challenge":[136],"model":[139],"timing,":[141],"signal":[144],"integrity":[145],"increasingly":[147,151],"complex":[148,236],"variable":[152],"processes,":[153],"while":[154],"still":[155],"keeping":[156],"tools":[158,222,227],"easy":[159],"use.":[161],"Managing":[162],"third":[166],"challenge.":[167],"Each":[168],"generation":[170],"roughly":[171,191],"doubles":[172],"transistors":[176],"per":[177,188],"die":[178],"tends":[180],"increase":[182],"leakage":[183],"power.":[184,200],"The":[185],"budget":[187],"constant,":[192],"so":[193],"we":[194],"innovate":[197],"control":[199],"Ever":[201],"larger":[202],"also":[204],"necessitate":[205],"innovation":[206],"keep":[208,214],"designers":[209,230],"productive.":[210],"We":[211],"must":[212],"both":[213],"compile":[216],"time":[217],"traditional":[219],"CAD":[221],"reasonable,":[223],"develop":[225],"that":[228],"allow":[229],"create":[232],"verify":[234],"systems":[237],"time.":[241]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}