{"id":"https://openalex.org/W2053741375","doi":"https://doi.org/10.1109/fpl.2009.5272566","title":"The evolution of architecture exploration of programmable devices","display_name":"The evolution of architecture exploration of programmable devices","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2053741375","doi":"https://doi.org/10.1109/fpl.2009.5272566","mag":"2053741375"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada","The Edward S. Rogers Sr. Dept. of Electrical and Computer Engineering University of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"The Edward S. Rogers Sr. Dept. of Electrical and Computer Engineering University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5090184149"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09629995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7382704615592957},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6721333265304565},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6317617893218994},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6167297959327698},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5820428729057312},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4323379099369049},{"id":"https://openalex.org/keywords/database-centric-architecture","display_name":"Database-centric architecture","score":0.4320182204246521},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43124476075172424},{"id":"https://openalex.org/keywords/space-based-architecture","display_name":"Space-based architecture","score":0.41644084453582764},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4118085503578186},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35209453105926514},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.2550353407859802},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.2541664242744446},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11282983422279358}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7382704615592957},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6721333265304565},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6317617893218994},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6167297959327698},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5820428729057312},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4323379099369049},{"id":"https://openalex.org/C154240960","wikidata":"https://www.wikidata.org/wiki/Q2860294","display_name":"Database-centric architecture","level":5,"score":0.4320182204246521},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43124476075172424},{"id":"https://openalex.org/C55627697","wikidata":"https://www.wikidata.org/wiki/Q7572175","display_name":"Space-based architecture","level":5,"score":0.41644084453582764},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4118085503578186},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35209453105926514},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.2550353407859802},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.2541664242744446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11282983422279358},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1526081277","https://openalex.org/W2742781925","https://openalex.org/W1881565431","https://openalex.org/W1985747777","https://openalex.org/W2390860431","https://openalex.org/W1912498744","https://openalex.org/W2550431060"],"abstract_inverted_index":{"As":[0,101],"integrated":[1],"circuit":[2],"fabrication":[3],"processes":[4,139],"continue":[5],"to":[6,21,51,74,107,117,121,160,176,221,225,233],"provide":[7],"exponential":[8],"increases":[9],"in":[10,87,96,123,180,255],"density":[11],"of":[12,19,34,41,55,135,148,151,183,186,203,244,251],"transistors":[13,25],"with":[14,23,68],"each":[15],"generation,":[16],"the":[17,38,42,46,53,56,102,124,130,133,136,146,152,181,184,194,206,212,234,242],"question":[18,36],"what":[20,249],"do":[22],"those":[24,122],"becomes":[26],"ever":[27],"more":[28,119],"interesting.":[29],"The":[30,162,237],"most":[31,48],"fundamental":[32],"part":[33],"that":[35,62,140,155,189,200],"is":[37,63,65,85,205],"global":[39],"organization":[40],"structures":[43,80],"created":[44],"from":[45,231],"transistors,":[47],"commonly":[49],"referred":[50],"as":[52,93,169],"*architecture*":[54],"device.":[57],"Most":[58],"IC":[59],"architecture":[60,113,137,187,256],"exploration":[61,138,257],"done":[64],"quite":[66],"empirical,":[67],"example":[69],"uses":[70],"driving":[71],"through":[72,110],"tools":[73,258],"experimentally":[75],"test":[76],"new":[77,153],"ideas":[78],"for":[79,259],"and":[81,95,150,172,214,247,261],"organizations.":[82],"This":[83],"method":[84],"used":[86],"both":[88],"programmable":[89,97],"logic":[90],"hardware":[91],"such":[92],"FPGAs,":[94],"instruction":[98],"set":[99],"processors.":[100,262],"processor":[103,213],"world":[104,216],"now":[105],"seeks":[106],"gain":[108],"performance":[109],"parallelism,":[111],"its":[112],"questions":[114,188],"have":[115,142],"begun":[116],"look":[118],"similar":[120],"FPGA":[125,215],"domain.":[126],"In":[127,193],"this":[128,173,220,245],"talk":[129],"author":[131,238],"discuss":[132,248],"evolution":[134],"we":[141,156],"worked":[143],"on":[144,166,241],"at":[145],"University":[147],"Toronto,":[149],"levels":[154],"are":[157],"currently":[158],"trying":[159],"build.":[161],"current":[163],"effort":[164],"focusses":[165],"HDL-level":[167],"circuits":[168],"\"example":[170,208],"uses\"":[171],"turns":[174],"out":[175],"be":[177,191,199,226],"rather":[178],"intricate":[179],"face":[182],"kinds":[185],"could":[190],"posed.":[192],"future,":[195],"it":[196],"may":[197],"well":[198],"some":[201],"form":[202],"software":[204,232],"input":[207],"use,\"":[209],"thus":[210],"bringing":[211],"closer":[217],"together.":[218],"For":[219],"work,":[222],"there":[223],"needs":[224],"an":[227],"effective":[228],"CAD/compiler":[229],"flow":[230],"HDL":[235],"level.":[236],"give":[239],"perspective":[240],"state":[243],"art,":[246],"kind":[250],"commonality":[252],"might":[253],"evolve":[254],"FPGAs":[260]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}