{"id":"https://openalex.org/W1969772443","doi":"https://doi.org/10.1109/fpl.2009.5272561","title":"Fast critical sections via thread scheduling for FPGA-based multithreaded processors","display_name":"Fast critical sections via thread scheduling for FPGA-based multithreaded processors","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1969772443","doi":"https://doi.org/10.1109/fpl.2009.5272561","mag":"1969772443"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025833637","display_name":"Martin Labrecque","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Martin Labrecque","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Canada","Dept. of Electrical and Computer Eng., Univ. of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., Univ. of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110755517","display_name":"J. Gregory Steffan","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Gregory Steffan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Canada","Dept. of Electrical and Computer Eng., Univ. of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., Univ. of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025833637"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.6799,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90052059,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.8852046132087708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8688779473304749},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.687769889831543},{"id":"https://openalex.org/keywords/yarn","display_name":"Yarn","score":0.6299893856048584},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6108144521713257},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5461136698722839},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49490708112716675},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4637981057167053},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4538690745830536},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4387722909450531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4338233470916748},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4100250005722046},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3591349720954895},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2394590973854065},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1592775285243988}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8852046132087708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8688779473304749},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.687769889831543},{"id":"https://openalex.org/C2778787235","wikidata":"https://www.wikidata.org/wiki/Q49007","display_name":"Yarn","level":2,"score":0.6299893856048584},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6108144521713257},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5461136698722839},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49490708112716675},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4637981057167053},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4538690745830536},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4387722909450531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4338233470916748},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4100250005722046},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3591349720954895},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2394590973854065},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1592775285243988},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.155.822","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.155.822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~martinl/papers/fpl09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W163837928","https://openalex.org/W1493456587","https://openalex.org/W1527711908","https://openalex.org/W1901085887","https://openalex.org/W1960771887","https://openalex.org/W1980881265","https://openalex.org/W2022740893","https://openalex.org/W2038837571","https://openalex.org/W2050952165","https://openalex.org/W2068419076","https://openalex.org/W2072076019","https://openalex.org/W2075474176","https://openalex.org/W2096281944","https://openalex.org/W2111683449","https://openalex.org/W2112891124","https://openalex.org/W2115595977","https://openalex.org/W2117041600","https://openalex.org/W2121076909","https://openalex.org/W2128188789","https://openalex.org/W2128748139","https://openalex.org/W2169016006","https://openalex.org/W3147600157","https://openalex.org/W4233836027","https://openalex.org/W6639890586"],"related_works":["https://openalex.org/W2377434885","https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2153202644","https://openalex.org/W2010970156","https://openalex.org/W2105895556","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W4235861380","https://openalex.org/W2106625514"],"abstract_inverted_index":{"As":[0],"FPGA":[1],"based":[2],"systems":[3],"including":[4],"soft":[5,35],"processors":[6,36],"become":[7],"increasingly":[8],"common,":[9],"we":[10,64],"are":[11,154],"motivated":[12],"to":[13,59,117,134],"better":[14],"understand":[15],"the":[16,21,86,93,114],"architectural":[17],"trade-offs":[18],"and":[19,40,140,157,161,173],"improve":[20,46],"efficiency":[22],"of":[23,55,80,88,95,107],"these":[24],"systems.":[25],"Previous":[26],"work":[27,51,63],"has":[28],"demonstrated":[29],"that":[30,66,112,153,163],"support":[31],"for":[32,67,175],"multithreading":[33,136],"in":[34,70,110,125],"can":[37,167],"tolerate":[38],"pipeline":[39,116],"I/O":[41],"latencies":[42],"as":[43,45],"well":[44],"overall":[47,164],"system":[48],"throughput-however":[49],"earlier":[50],"assumes":[52],"an":[53],"abundance":[54],"completely":[56],"independent":[57],"threads":[58,109],"execute.":[60],"In":[61],"this":[62,101],"show":[65,162],"real":[68,142],"workloads,":[69],"particular":[71],"packet":[72,165],"processing":[73],"applications,":[74],"there":[75],"is":[76],"a":[77,96,105,141,145],"large":[78],"fraction":[79],"processor":[81],"cycles":[82],"wasted":[83],"while":[84],"awaiting":[85],"synchronization":[87],"shared":[89],"data":[90,159],"structures,":[91,160],"limiting":[92],"benefits":[94],"multithreaded":[97,115],"design.":[98],"We":[99,129],"address":[100],"challenge":[102],"by":[103,170],"proposing":[104],"method":[106],"scheduling":[108],"hardware":[111],"allows":[113],"be":[118,168],"more":[119],"fully":[120],"utilized":[121],"without":[122],"significant":[123],"costs":[124],"area":[126],"or":[127],"frequency.":[128],"evaluate":[130],"our":[131,176],"technique":[132],"relative":[133],"conventional":[135],"using":[137],"both":[138],"simulation":[139],"implementation":[143],"on":[144],"NetFPGA":[146],"board,":[147],"evaluating":[148],"three":[149,177],"deep-packet":[150],"inspection":[151],"applications":[152],"threaded,":[155],"synchronize,":[156],"share":[158],"throughput":[166],"increased":[169],"63%,":[171],"31%,":[172],"41%":[174],"applications.":[178]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}