{"id":"https://openalex.org/W2057939088","doi":"https://doi.org/10.1109/fpl.2009.5272544","title":"Towards a viable out-of-order soft core: Copy-Free, checkpointed register renaming","display_name":"Towards a viable out-of-order soft core: Copy-Free, checkpointed register renaming","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2057939088","doi":"https://doi.org/10.1109/fpl.2009.5272544","mag":"2057939088"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051051452","display_name":"Kaveh Aasaraai","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Kaveh Aasaraai","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, Canada","[Electrical and computer engineering, University of Toronto, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Electrical and computer engineering, University of Toronto, Canada]","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072544251","display_name":"Andreas Moshovos","orcid":"https://orcid.org/0000-0001-7768-367X"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andreas Moshovos","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, Canada","[Electrical and computer engineering, University of Toronto, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Electrical and computer engineering, University of Toronto, Canada]","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051051452"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.9479,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91320398,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.798222541809082},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.675765872001648},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.62827467918396},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5961298942565918},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5588732361793518},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5480343699455261},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.5145241618156433},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47057268023490906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.358155757188797},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33247166872024536},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.19707536697387695}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.798222541809082},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.675765872001648},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.62827467918396},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5961298942565918},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5588732361793518},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5480343699455261},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5145241618156433},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47057268023490906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.358155757188797},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33247166872024536},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.19707536697387695},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.155.1393","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.155.1393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~moshovos/research/cfc09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2081956993","https://openalex.org/W2097959379","https://openalex.org/W2112833506","https://openalex.org/W2118859527","https://openalex.org/W2137156241","https://openalex.org/W2140967259","https://openalex.org/W2150829878","https://openalex.org/W2151345470","https://openalex.org/W3149500279","https://openalex.org/W4236345830"],"related_works":["https://openalex.org/W2483419948","https://openalex.org/W2111412181","https://openalex.org/W3139936489","https://openalex.org/W2795131575","https://openalex.org/W2065030266","https://openalex.org/W2053774775","https://openalex.org/W2146655423","https://openalex.org/W2111948219","https://openalex.org/W803262836","https://openalex.org/W1975371390"],"abstract_inverted_index":{"As":[0],"a":[1,4],"step":[2],"torward":[3],"viable,":[5],"single-issue":[6],"out-of-order":[7],"soft":[8],"core,":[9],"this":[10],"work":[11],"presents":[12],"copy-free":[13],"checkpointing":[14],"(CFC),":[15],"an":[16],"FPGA-friendly":[17],"register":[18,34],"renaming":[19,35],"design.":[20],"CFC":[21,37],"supports":[22],"speculative":[23],"execution":[24],"by":[25],"implementing":[26],"checkpoint":[27],"recovery.":[28],"Compared":[29],"against":[30],"the":[31],"best":[32],"conventional":[33],"implementation":[36],"requires":[38],"7.5x":[39],"to":[40],"6.4x":[41],"fewer":[42],"LUTs":[43],"and":[44],"is":[45],"at":[46],"least":[47],"10%":[48],"faster.":[49]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}