{"id":"https://openalex.org/W2033526103","doi":"https://doi.org/10.1109/fpl.2009.5272540","title":"An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context FPGAs","display_name":"An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context FPGAs","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2033526103","doi":"https://doi.org/10.1109/fpl.2009.5272540","mag":"2033526103"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043956373","display_name":"Markus Rullmann","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Markus Rullmann","raw_affiliation_strings":["Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Dresden, Germany","Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007941239","display_name":"Renate Merker","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Renate Merker","raw_affiliation_strings":["Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Dresden, Germany","Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Circuits and System Laboratory, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055033918","display_name":"Heiko Hinkelmann","orcid":"https://orcid.org/0000-0003-0982-034X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heiko Hinkelmann","raw_affiliation_strings":["Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002067478","display_name":"Peter Zipf","orcid":"https://orcid.org/0000-0003-4725-4246"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Zipf","raw_affiliation_strings":["Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043956373"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.3191,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80976813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9288109540939331},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9236245155334473},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7965884208679199},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7514976859092712},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6046503782272339},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.599079966545105},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5964760780334473},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5201542973518372},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5113241076469421},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.500727653503418},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4951566755771637},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4434775710105896},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07583275437355042}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9288109540939331},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9236245155334473},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7965884208679199},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7514976859092712},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6046503782272339},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.599079966545105},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5964760780334473},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5201542973518372},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5113241076469421},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.500727653503418},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4951566755771637},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4434775710105896},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07583275437355042},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1830708738","https://openalex.org/W2018406774","https://openalex.org/W2098133383","https://openalex.org/W2098573272","https://openalex.org/W2102263859","https://openalex.org/W2111828735","https://openalex.org/W2117077372","https://openalex.org/W2118852168","https://openalex.org/W2129183345","https://openalex.org/W2155814884","https://openalex.org/W2162901327","https://openalex.org/W3145465949","https://openalex.org/W6677535649"],"related_works":["https://openalex.org/W2119527718","https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W2070693700","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W2137686989"],"abstract_inverted_index":{"Efficient":[0],"cycle-based":[1,101],"reconfiguration":[2,56,76],"of":[3,38,49,94],"datapaths":[4],"can":[5,16],"be":[6],"realized":[7],"on":[8,21,58,118],"current":[9,95],"FPGAs":[10],"by":[11],"designing":[12],"merged":[13],"datapaths,":[14],"which":[15,117],"execute":[17],"different":[18],"tasks":[19],"depending":[20],"the":[22,35,50,55,59,114,126],"datapath":[23,115],"control.":[24,103],"In":[25],"our":[26,64],"previous":[27],"work,":[28],"we":[29,62,90],"provided":[30],"a":[31,47,69,106,131],"synthesis":[32],"tool":[33,66,79],"for":[34,53,72,112,124],"automated":[36],"generation":[37],"such":[39],"datapaths.":[40],"The":[41],"objective":[42],"in":[43],"this":[44],"paper":[45],"is":[46],"reduction":[48],"resource":[51,111],"requirements":[52],"implementing":[54],"control":[57,127],"FPGA.":[60],"First,":[61],"extend":[63],"existing":[65],"flow":[67],"with":[68],"novel":[70],"mechanism":[71],"efficient":[73],"partial":[74],"multi-context":[75,109,141],"and":[77,86,135],"provide":[78],"support":[80,100],"to":[81,98,130,139],"generate":[82],"according":[83],"circuitry,":[84],"control,":[85],"configuration":[87],"data.":[88],"Second,":[89],"propose":[91],"an":[92],"extension":[93],"FPGA":[96],"architectures":[97],"efficiently":[99],"runtime":[102],"We":[104],"employ":[105],"special":[107],"content-addressable":[108],"memory":[110,123],"controlling":[113],"functionality,":[116],"average":[119],"requires":[120],"only":[121,136],"15%":[122],"storing":[125],"data":[128],"compared":[129,138],"BlockRAM":[132],"based":[133],"approach,":[134],"53%":[137],"regular":[140],"switching.":[142]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}