{"id":"https://openalex.org/W2069460396","doi":"https://doi.org/10.1109/fpl.2009.5272538","title":"Clock gating architectures for FPGA power reduction","display_name":"Clock gating architectures for FPGA power reduction","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2069460396","doi":"https://doi.org/10.1109/fpl.2009.5272538","mag":"2069460396"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075152320","display_name":"Safeen Huda","orcid":"https://orcid.org/0000-0001-8391-0509"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Safeen Huda","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada","Department of ECE, University of Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of ECE, University of Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022393691","display_name":"Muntasir Mallick","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Muntasir Mallick","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada","Department of ECE, University of Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of ECE, University of Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada","Department of ECE, University of Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of ECE, University of Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075152320"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":5.1818,"has_fulltext":false,"cited_by_count":67,"citation_normalized_percentile":{"value":0.95564136,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9737085103988647},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8222669363021851},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7555195093154907},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7339986562728882},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6840956807136536},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6126521229743958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.608254611492157},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5382570624351501},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4998176097869873},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4933449327945709},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4647127389907837},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4536932110786438},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4479920566082001},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.43146955966949463},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.41190096735954285},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40231987833976746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38508307933807373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21329572796821594},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18965619802474976},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15463948249816895},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10738012194633484},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09381935000419617},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08609375357627869}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9737085103988647},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8222669363021851},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7555195093154907},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7339986562728882},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6840956807136536},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6126521229743958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.608254611492157},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5382570624351501},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4998176097869873},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4933449327945709},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4647127389907837},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4536932110786438},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4479920566082001},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.43146955966949463},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.41190096735954285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40231987833976746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38508307933807373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21329572796821594},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18965619802474976},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15463948249816895},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10738012194633484},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09381935000419617},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08609375357627869},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.656.8313","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.656.8313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://janders.eecg.toronto.edu/pdfs/clk_09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1493602245","https://openalex.org/W1977850862","https://openalex.org/W2001824086","https://openalex.org/W2008694370","https://openalex.org/W2033685698","https://openalex.org/W2095310213","https://openalex.org/W2111515250","https://openalex.org/W2123491437","https://openalex.org/W2137769675","https://openalex.org/W2139637699","https://openalex.org/W2143629014","https://openalex.org/W2162969296","https://openalex.org/W2170510975","https://openalex.org/W4234481157","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W2137310043","https://openalex.org/W2617666058","https://openalex.org/W2337711143","https://openalex.org/W2181838545"],"abstract_inverted_index":{"Clock":[0,17],"gating":[1,50,63,85,111],"is":[2],"a":[3,54,108],"power":[4,21,97,115],"reduction":[5],"technique":[6],"that":[7,58,73,80,107],"has":[8],"been":[9],"used":[10],"successfully":[11],"in":[12],"the":[13,27,83,88],"custom":[14],"ASIC":[15],"domain.":[16],"and":[18,41,52,87,104],"logic":[19],"signal":[20,29],"are":[22,94],"saved":[23],"by":[24,101],"temporarily":[25],"disabling":[26],"clock":[28,44,49,71,84,92,96],"on":[30,82],"registers":[31],"whose":[32],"outputs":[33],"do":[34],"not":[35],"affect":[36],"circuit":[37],"outputs.":[38],"We":[39],"consider":[40],"evaluate":[42],"FPGA":[43],"network":[45],"architectures":[46],"with":[47,61],"built-in":[48],"capability":[51],"describe":[53],"flexible":[55],"placement":[56],"algorithm":[57],"can":[59,74,98],"operate":[60],"various":[62],"granularities":[64],"(various":[65],"sizes":[66],"of":[67,90],"device":[68],"regions":[69],"containing":[70],"loads":[72],"be":[75,99],"gated":[76],"together).":[77],"Results":[78],"show":[79],"depending":[81],"architecture":[86,112],"fraction":[89],"time":[91],"signals":[93],"enabled,":[95],"reduced":[100],"over":[102],"50%,":[103],"results":[105],"suggest":[106],"fine":[109],"granularity":[110],"yields":[113],"significant":[114],"benefits.":[116]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}