{"id":"https://openalex.org/W2034601083","doi":"https://doi.org/10.1109/fpl.2009.5272532","title":"Performance comparison of FPGA, GPU and CPU in image processing","display_name":"Performance comparison of FPGA, GPU and CPU in image processing","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2034601083","doi":"https://doi.org/10.1109/fpl.2009.5272532","mag":"2034601083"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054486579","display_name":"Shuichi Asano","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shuichi Asano","raw_affiliation_strings":["Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai Ibaraki 305-8573 JAPAN"],"affiliations":[{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai Ibaraki 305-8573 JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102968876","display_name":"Tsutomu Maruyama","orcid":"https://orcid.org/0000-0003-3857-2357"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsutomu Maruyama","raw_affiliation_strings":["Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai Ibaraki 305-8573 JAPAN"],"affiliations":[{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai Ibaraki 305-8573 JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060442383","display_name":"Yoshiki Yamaguchi","orcid":"https://orcid.org/0000-0001-9744-8271"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiki Yamaguchi","raw_affiliation_strings":["Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai Ibaraki 305-8573 JAPAN"],"affiliations":[{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai Ibaraki 305-8573 JAPAN","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054486579"],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":14.106,"has_fulltext":false,"cited_by_count":293,"citation_normalized_percentile":{"value":0.99117924,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.867240309715271},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8093582391738892},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6430469751358032},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6242519021034241},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5916033983230591},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.47373974323272705},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4441569447517395},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.44414469599723816},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.338816374540329},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2738231122493744},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.24277833104133606},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13013258576393127}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.867240309715271},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8093582391738892},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6430469751358032},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6242519021034241},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5916033983230591},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.47373974323272705},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4441569447517395},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.44414469599723816},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.338816374540329},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2738231122493744},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.24277833104133606},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13013258576393127}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1485479798","https://openalex.org/W2041908012","https://openalex.org/W2042166919","https://openalex.org/W2112485750","https://openalex.org/W2127103393","https://openalex.org/W2154555084","https://openalex.org/W2159375099","https://openalex.org/W2163847543","https://openalex.org/W4248353501"],"related_works":["https://openalex.org/W2766828645","https://openalex.org/W1554644772","https://openalex.org/W2003935582","https://openalex.org/W2950520577","https://openalex.org/W3209384898","https://openalex.org/W74409296","https://openalex.org/W1595834484","https://openalex.org/W2089690534","https://openalex.org/W3170887803","https://openalex.org/W1991844655"],"abstract_inverted_index":{"Many":[0],"applications":[1,134],"in":[2,15,72,135],"image":[3,136],"processing":[4],"have":[5,10,48,66,105],"high":[6,13,55,70,115],"inherent":[7],"parallelism.":[8,26],"FPGAs":[9],"shown":[11],"very":[12,87],"performance":[14,71,116,126],"spite":[16],"of":[17,63,101,127],"their":[18],"low":[19],"operational":[20],"frequency":[21],"by":[22],"fully":[23],"extracting":[24],"the":[25,37,76,84,125],"In":[27,120],"recent":[28],"micro":[29],"processors,":[30],"it":[31,109,146],"also":[32],"becomes":[33],"possible":[34],"to":[35,49,53,113],"utilize":[36],"parallelism":[38],"using":[39,132],"multi-cores":[40],"which":[41,148,153],"support":[42,59],"improved":[43],"SIMD":[44,93],"instructions,":[45],"though":[46],"programmers":[47],"use":[50],"them":[51],"explicitly":[52],"achieve":[54,114],"performance.":[56],"Recent":[57],"GPUs":[58],"a":[60,67,98],"large":[61,99],"number":[62,100],"cores,":[64],"and":[65,80,97,130,141,144],"potential":[68],"for":[69,91],"many":[73],"applications.":[74],"However,":[75],"cores":[77,102],"are":[78],"grouped,":[79],"data":[81],"transfer":[82],"between":[83],"groups":[85],"is":[86,110,150],"limited.":[88],"Programming":[89],"tools":[90],"FPGA,":[92,128],"instructions":[94],"on":[95,103,117],"CPU":[96,131],"GPU":[104,129],"been":[106],"developed,":[107],"but":[108],"still":[111],"difficult":[112],"these":[118],"platforms.":[119],"this":[121],"paper,":[122],"we":[123],"compare":[124],"three":[133],"processing;":[137],"two-dimensional":[138],"filters,":[139],"stereo-vision":[140],"k-means":[142],"clustering,":[143],"make":[145],"clear":[147],"platform":[149],"faster":[151],"under":[152],"conditions.":[154]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":15},{"year":2023,"cited_by_count":23},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":26},{"year":2020,"cited_by_count":34},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":19},{"year":2017,"cited_by_count":26},{"year":2016,"cited_by_count":25},{"year":2015,"cited_by_count":16},{"year":2014,"cited_by_count":16},{"year":2013,"cited_by_count":14},{"year":2012,"cited_by_count":19}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}