{"id":"https://openalex.org/W2085960650","doi":"https://doi.org/10.1109/fpl.2009.5272495","title":"Reconfiguration-based time-to-digital converter for Virtex FPGAs","display_name":"Reconfiguration-based time-to-digital converter for Virtex FPGAs","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2085960650","doi":"https://doi.org/10.1109/fpl.2009.5272495","mag":"2085960650"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002964447","display_name":"\u00c1ngel Quir\u00f3s\u2010Oloz\u00e1bal","orcid":"https://orcid.org/0000-0001-6837-9289"},"institutions":[{"id":"https://openalex.org/I39147953","display_name":"Universidad de C\u00e1diz","ror":"https://ror.org/04mxxkb11","country_code":"ES","type":"education","lineage":["https://openalex.org/I39147953"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Angel Quiros-Olozabal","raw_affiliation_strings":["Grupo de Dise\u00f1o de Circuitos Microelectr\u00f3nicos, Universidad de C\u00e1diz, C\u00e1diz, C\u00e1diz, Spain","Grupo de Dise\u00f1o de Circuitos Microelectr\u00f2nicos, Universidad de C\u00e1diz, Escuela Superior de Ingenier\u00eda, C/Chile, 1, 11003, Spain"],"affiliations":[{"raw_affiliation_string":"Grupo de Dise\u00f1o de Circuitos Microelectr\u00f3nicos, Universidad de C\u00e1diz, C\u00e1diz, C\u00e1diz, Spain","institution_ids":["https://openalex.org/I39147953"]},{"raw_affiliation_string":"Grupo de Dise\u00f1o de Circuitos Microelectr\u00f2nicos, Universidad de C\u00e1diz, Escuela Superior de Ingenier\u00eda, C/Chile, 1, 11003, Spain","institution_ids":["https://openalex.org/I39147953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084851694","display_name":"Juan Manuel Barrientos-Villar","orcid":null},"institutions":[{"id":"https://openalex.org/I39147953","display_name":"Universidad de C\u00e1diz","ror":"https://ror.org/04mxxkb11","country_code":"ES","type":"education","lineage":["https://openalex.org/I39147953"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Manuel Barrientos-Villar","raw_affiliation_strings":["Grupo de Dise\u00f1o de Circuitos Microelectr\u00f3nicos, Universidad de C\u00e1diz, C\u00e1diz, C\u00e1diz, Spain","Grupo de Dise\u00f1o de Circuitos Microelectr\u00f2nicos, Universidad de C\u00e1diz, Escuela Superior de Ingenier\u00eda, C/Chile, 1, 11003, Spain"],"affiliations":[{"raw_affiliation_string":"Grupo de Dise\u00f1o de Circuitos Microelectr\u00f3nicos, Universidad de C\u00e1diz, C\u00e1diz, C\u00e1diz, Spain","institution_ids":["https://openalex.org/I39147953"]},{"raw_affiliation_string":"Grupo de Dise\u00f1o de Circuitos Microelectr\u00f2nicos, Universidad de C\u00e1diz, Escuela Superior de Ingenier\u00eda, C/Chile, 1, 11003, Spain","institution_ids":["https://openalex.org/I39147953"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072850703","display_name":"Mar\u00eda-\u00c1ngeles Cifredo-Chac\u00f3n","orcid":"https://orcid.org/0000-0002-9620-116X"},"institutions":[{"id":"https://openalex.org/I39147953","display_name":"Universidad de C\u00e1diz","ror":"https://ror.org/04mxxkb11","country_code":"ES","type":"education","lineage":["https://openalex.org/I39147953"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ma de los Angeles Cifredo-Chacon","raw_affiliation_strings":["Grupo de Dise\u00f1o de Circuitos Microelectr\u00f3nicos, Universidad de C\u00e1diz, C\u00e1diz, C\u00e1diz, Spain","Grupo de Dise\u00f1o de Circuitos Microelectr\u00f2nicos, Universidad de C\u00e1diz, Escuela Superior de Ingenier\u00eda, C/Chile, 1, 11003, Spain"],"affiliations":[{"raw_affiliation_string":"Grupo de Dise\u00f1o de Circuitos Microelectr\u00f3nicos, Universidad de C\u00e1diz, C\u00e1diz, C\u00e1diz, Spain","institution_ids":["https://openalex.org/I39147953"]},{"raw_affiliation_string":"Grupo de Dise\u00f1o de Circuitos Microelectr\u00f2nicos, Universidad de C\u00e1diz, Escuela Superior de Ingenier\u00eda, C/Chile, 1, 11003, Spain","institution_ids":["https://openalex.org/I39147953"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002964447"],"corresponding_institution_ids":["https://openalex.org/I39147953"],"apc_list":null,"apc_paid":null,"fwci":0.53164222,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71899958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"439","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8843570947647095},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8558657169342041},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7762584090232849},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7199705839157104},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.533335268497467},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4759944677352905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42566490173339844},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4118143320083618},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40726572275161743},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3860405683517456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13887593150138855}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8843570947647095},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8558657169342041},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7762584090232849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7199705839157104},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.533335268497467},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4759944677352905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42566490173339844},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4118143320083618},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40726572275161743},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3860405683517456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13887593150138855},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2109553293","https://openalex.org/W2121642660","https://openalex.org/W2147196983","https://openalex.org/W2160450711","https://openalex.org/W2546455177","https://openalex.org/W2555253653","https://openalex.org/W6677959262","https://openalex.org/W6729989905"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W1574948540","https://openalex.org/W2361654132"],"abstract_inverted_index":{"This":[0,126],"paper":[1],"presents":[2],"a":[3,21,54,67,81,92,102,136,140],"time-to-digital":[4],"converter":[5,17,97],"based":[6],"on":[7],"Virtex":[8],"FPGA's":[9],"reconfiguration":[10],"and":[11,25],"phase":[12,26,47,62],"shifting":[13],"capabilities.":[14],"Concretely,":[15],"the":[16,29,51,58,78],"is":[18,28,33,70],"built":[19],"around":[20],"Digital":[22],"Clock":[23],"Manager,":[24],"shift":[27],"module's":[30],"characteristic":[31],"that":[32,69,134],"modified":[34],"through":[35],"reconfiguration.":[36],"The":[37,96],"proposed":[38,79],"conversion":[39],"method":[40,80],"shifts":[41,63],"an":[42,122,145],"internally":[43],"generated":[44],"clock":[45],"signal's":[46],"to":[48,72],"precisely":[49],"determine":[50],"position":[52],"of":[53,83,139],"target":[55],"event":[56],"in":[57,101,131],"measuring":[59],"signal.":[60],"These":[61],"are":[64],"performed":[65],"following":[66],"process":[68],"similar":[71],"successive":[73],"approximation":[74],"analog-to-digital":[75],"conversion.":[76],"Using":[77],"resolution":[82],"less":[84],"than":[85],"140":[86],"ps":[87],"can":[88,98,128],"be":[89,99,129],"achieved":[90],"using":[91],"Xilinx's":[93],"Virtex-4":[94],"FPGA.":[95],"implemented":[100],"FPGA":[103],"without":[104],"needing":[105],"any":[106,132],"other":[107],"component,":[108],"does":[109,119],"not":[110],"require":[111,121],"manual":[112],"placement":[113],"or":[114],"routing":[115],"for":[116],"implementation,":[117],"nor":[118],"it":[120],"external":[123,146],"calibration":[124],"process.":[125],"circuit":[127],"used":[130],"application":[133],"demands":[135],"precise":[137],"measurement":[138],"static":[141],"delay":[142],"introduced":[143],"by":[144],"system.":[147]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}