{"id":"https://openalex.org/W1969018649","doi":"https://doi.org/10.1109/fpl.2009.5272476","title":"A dynamically reconfigurable parallel pixel processing system","display_name":"A dynamically reconfigurable parallel pixel processing system","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1969018649","doi":"https://doi.org/10.1109/fpl.2009.5272476","mag":"1969018649"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024748071","display_name":"Daniel Llamocca","orcid":"https://orcid.org/0000-0003-1301-3655"},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Llamocca","raw_affiliation_strings":["University of New Mexico, Albuquerque, NM, USA","Electrical and Computer Engineering Department, The University of New Mexico, Albuquerque, 87131, USA"],"affiliations":[{"raw_affiliation_string":"University of New Mexico, Albuquerque, NM, USA","institution_ids":["https://openalex.org/I169521973"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, The University of New Mexico, Albuquerque, 87131, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114377331","display_name":"Marios S. Pattichis","orcid":"https://orcid.org/0000-0002-1574-1827"},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marios Pattichis","raw_affiliation_strings":["University of New Mexico, Albuquerque, NM, USA","Electrical and Computer Engineering Department, The University of New Mexico, Albuquerque, 87131, USA"],"affiliations":[{"raw_affiliation_string":"University of New Mexico, Albuquerque, NM, USA","institution_ids":["https://openalex.org/I169521973"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, The University of New Mexico, Albuquerque, 87131, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001781096","display_name":"Alonzo Vera","orcid":null},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alonzo Vera","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of New Mexico, Albuquerque, NM, USA","Electrical and Computer Engineering Department, The University of New Mexico, Albuquerque, 87131, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of New Mexico, Albuquerque, NM, USA","institution_ids":["https://openalex.org/I169521973"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, The University of New Mexico, Albuquerque, 87131, USA","institution_ids":["https://openalex.org/I169521973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5024748071"],"corresponding_institution_ids":["https://openalex.org/I169521973"],"apc_list":null,"apc_paid":null,"fwci":3.2898,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91780854,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"462","last_page":"466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9044925570487976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8164831399917603},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.77944415807724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6786327362060547},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.6560116410255432},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5879091024398804},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5215247273445129},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4978337287902832},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.43621015548706055},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4215620756149292},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3979793190956116},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36451220512390137},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.21307480335235596},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.17378747463226318}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9044925570487976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8164831399917603},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.77944415807724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6786327362060547},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.6560116410255432},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5879091024398804},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5215247273445129},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4978337287902832},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.43621015548706055},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4215620756149292},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3979793190956116},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36451220512390137},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.21307480335235596},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.17378747463226318},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1580963329","https://openalex.org/W1984105700","https://openalex.org/W1991497933","https://openalex.org/W2112692698","https://openalex.org/W2138747988","https://openalex.org/W2139401549","https://openalex.org/W2309840490","https://openalex.org/W4256068510","https://openalex.org/W6698612045"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"We":[0,35,96,148],"describe":[1],"a":[2,37,41,100],"dynamically":[3,101,126],"reconfigurable":[4,24,102],"image":[5,129],"processing":[6,13,26,94,106,130,141],"system":[7,20,113],"that":[8,111,153],"reaches":[9],"real":[10],"time":[11,17],"video":[12,140],"performances":[14],"despite":[15],"reconfiguration":[16,58,83,156],"overhead.":[18],"The":[19,72,123],"is":[21,59],"composed":[22],"of":[23,74,91,116],"pixel":[25,93],"units":[27],"set":[28],"to":[29,60,85],"process":[30],"several":[31],"pixels":[32],"in":[33],"parallel.":[34],"present":[36,97],"scheme":[38],"for":[39],"optimizing":[40],"LUT-based":[42,92,104],"architecture":[43,124],"by":[44],"directly":[45],"mapping":[46],"it":[47],"into":[48],"the":[49,62,69,112,128,151,160],"Xilinx":[50],"FPGA":[51],"CLB":[52,78],"primitives.":[53],"Internally":[54],"controlled":[55],"dynamic":[56,81],"partial":[57,82,155],"modify":[61],"LUT":[63],"values":[64],"at":[65,132],"run-time":[66],"without":[67],"stalling":[68],"overall":[70,162],"operation.":[71],"combination":[73],"optimized":[75],"implementations":[76],"with":[77,119],"primitives":[79],"and":[80,88,136],"leads":[84],"multifunctional,":[86],"area-efficient,":[87],"highperformance":[89],"realizations":[90],"systems.":[95],"results":[98],"from":[99],"high-performance":[103],"image/video":[105],"system.":[107],"Experimental":[108],"measurements":[109],"show":[110],"achieves":[114],"speeds":[115,142],"226":[117],"Mbps":[118],"small":[120],"resource":[121],"utilization.":[122],"can":[125],"reconfigure":[127],"operation":[131],"each":[133],"new":[134],"frame":[135],"still":[137],"reach":[138],"real-time":[139],"(640":[143],"times":[144],"480":[145],"graylevel":[146],"frames).":[147],"also":[149],"evaluate":[150],"effect":[152],"increasing":[154],"rates":[157],"have":[158],"on":[159],"system's":[161],"performance.":[163]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}