{"id":"https://openalex.org/W2049571407","doi":"https://doi.org/10.1109/fpl.2009.5272468","title":"A multi-layered XML schema and design tool for reusing and integrating FPGA IP","display_name":"A multi-layered XML schema and design tool for reusing and integrating FPGA IP","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2049571407","doi":"https://doi.org/10.1109/fpl.2009.5272468","mag":"2049571407"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069351395","display_name":"Adam Arnesen","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Adam Arnesen","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing, Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, 84602, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing, Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, 84602, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041696499","display_name":"Nathaniel Rollins","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathaniel Rollins","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing, Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, 84602, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing, Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, 84602, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041342112","display_name":"Michael Wirthlin","orcid":"https://orcid.org/0000-0003-0328-6713"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Wirthlin","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing, Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, 84602, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing, Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, 84602, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069351395"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":2.9479,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91292002,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"472","last_page":"475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8217246532440186},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6986475586891174},{"id":"https://openalex.org/keywords/xml","display_name":"XML","score":0.5881997346878052},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.5828502774238586},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.5276198387145996},{"id":"https://openalex.org/keywords/schema","display_name":"Schema (genetic algorithms)","score":0.442863792181015},{"id":"https://openalex.org/keywords/xml-schema","display_name":"XML Schema (W3C)","score":0.4263766407966614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3990992307662964},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37825632095336914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32635027170181274},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22030657529830933},{"id":"https://openalex.org/keywords/document-structure-description","display_name":"Document Structure Description","score":0.21863287687301636},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.15580734610557556},{"id":"https://openalex.org/keywords/xml-signature","display_name":"XML Signature","score":0.10630398988723755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08826887607574463}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8217246532440186},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6986475586891174},{"id":"https://openalex.org/C8797682","wikidata":"https://www.wikidata.org/wiki/Q2115","display_name":"XML","level":2,"score":0.5881997346878052},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.5828502774238586},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5276198387145996},{"id":"https://openalex.org/C52146309","wikidata":"https://www.wikidata.org/wiki/Q7431116","display_name":"Schema (genetic algorithms)","level":2,"score":0.442863792181015},{"id":"https://openalex.org/C40713593","wikidata":"https://www.wikidata.org/wiki/Q16342","display_name":"XML Schema (W3C)","level":5,"score":0.4263766407966614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3990992307662964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37825632095336914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32635027170181274},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22030657529830933},{"id":"https://openalex.org/C68699486","wikidata":"https://www.wikidata.org/wiki/Q265904","display_name":"Document Structure Description","level":3,"score":0.21863287687301636},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.15580734610557556},{"id":"https://openalex.org/C34330436","wikidata":"https://www.wikidata.org/wiki/Q979532","display_name":"XML Signature","level":4,"score":0.10630398988723755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08826887607574463},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.554.1492","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.554.1492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.chrec.org/pubs/FPL09_B1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2091528902","https://openalex.org/W2109957573","https://openalex.org/W2132636863","https://openalex.org/W2158583421"],"related_works":["https://openalex.org/W2982321410","https://openalex.org/W2392004567","https://openalex.org/W2940029036","https://openalex.org/W4388292429","https://openalex.org/W2756595502","https://openalex.org/W2046296964","https://openalex.org/W2010789764","https://openalex.org/W2219281195","https://openalex.org/W2187233292","https://openalex.org/W2676385379"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"systems":[2,17],"remain":[3],"difficult":[4],"to":[5,11,72,94,116,134],"use":[6],"and":[7,24,65,119,128],"program.":[8],"One":[9],"way":[10],"increase":[12],"design":[13,61],"productivity":[14],"for":[15],"these":[16],"is":[18,57],"through":[19],"reuse":[20,41,100],"of":[21,46,53,79,98,126],"previously":[22],"developed":[23],"verified":[25],"intellectual":[26],"property":[27],"(IP)":[28],"cores.":[29],"This":[30,55,109],"paper":[31],"presents":[32],"CHREC":[33],"XML,":[34],"a":[35,80,114,124,139],"XML":[36],"schema":[37,56,93],"that":[38],"facilitates":[39],"IP":[40,48,84,99,110,121],"by":[42,69,142],"encapsulating":[43],"the":[44,77,96,131,136],"details":[45,75],"reusable":[47,81],"cores":[49,102,122,137],"at":[50],"multiple":[51],"levels":[52],"abstraction.":[54],"independent":[58],"from":[59,123],"any":[60,70],"language":[62],"or":[63],"tool":[64,71,86,112],"can":[66],"be":[67],"used":[68],"understand":[73],"many":[74],"about":[76],"interface":[78],"circuit.":[82],"An":[83],"integration":[85,111],"was":[87],"also":[88],"created":[89],"based":[90],"on":[91],"this":[92,106],"demonstrate":[95],"ease":[97],"when":[101],"are":[103],"described":[104],"in":[105,138],"meta-data":[107],"description.":[108],"allows":[113],"designer":[115],"easily":[117],"select":[118],"integrate":[120],"variety":[125],"languages/tools":[127],"automatically":[129],"run":[130],"appropriate":[132],"tools":[133],"generate":[135],"form":[140],"usable":[141],"downstream":[143],"implementation":[144],"tools.":[145]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}