{"id":"https://openalex.org/W2154428928","doi":"https://doi.org/10.1109/fpl.2009.5272461","title":"A low cost reconfigurable soft processor for multimedia applications: Design synthesis and programming model","display_name":"A low cost reconfigurable soft processor for multimedia applications: Design synthesis and programming model","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2154428928","doi":"https://doi.org/10.1109/fpl.2009.5272461","mag":"2154428928"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079257666","display_name":"Sai Rahul Chalamalasetti","orcid":"https://orcid.org/0000-0001-9004-440X"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sai Rahul Chalamalasetti","raw_affiliation_strings":["Electrical and Computer Engineering, University of Massachusetts, Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Massachusetts, Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047735250","display_name":"Wim Vanderbauwhede","orcid":"https://orcid.org/0000-0001-6768-0037"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wim Vanderbauwhede","raw_affiliation_strings":["Department of Computer Science, University of Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109104631","display_name":"Sohan Purohit","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sohan Purohit","raw_affiliation_strings":["Electrical and Computer Engineering, University of Massachusetts, Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Massachusetts, Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["Electrical and Computer Engineering, University of Massachusetts, Lowell, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Massachusetts, Lowell, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079257666"],"corresponding_institution_ids":["https://openalex.org/I133738476"],"apc_list":null,"apc_paid":null,"fwci":1.3191,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82298964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"534","last_page":"538"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.846835196018219},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7555330991744995},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7060956358909607},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.646092414855957},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6246522665023804},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5113498568534851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48447442054748535},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4818117022514343},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4373346269130707},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4347647726535797},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34072721004486084},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1210142970085144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10504314303398132},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09106457233428955}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.846835196018219},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7555330991744995},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7060956358909607},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.646092414855957},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6246522665023804},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5113498568534851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48447442054748535},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4818117022514343},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4373346269130707},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4347647726535797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34072721004486084},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1210142970085144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10504314303398132},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09106457233428955}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.gla.ac.uk:40012","is_oa":false,"landing_page_url":"http://eprints.gla.ac.uk/view/author/12645.html>","pdf_url":null,"source":{"id":"https://openalex.org/S4210235606","display_name":"ENLIGHTEN (Jurnal Bimbingan dan Konseling Islam)","issn_l":"2622-8912","issn":["2622-8912","2622-8920"],"is_oa":false,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W100701962","https://openalex.org/W1578785003","https://openalex.org/W2025787141","https://openalex.org/W2042835112","https://openalex.org/W2095736453","https://openalex.org/W2107440355","https://openalex.org/W2122992089","https://openalex.org/W2134137814","https://openalex.org/W3143533263"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2746234147"],"abstract_inverted_index":{"This":[0,51],"paper":[1,52],"presents":[2,53],"an":[3,54],"FPGA":[4,69,79],"implementation":[5],"of":[6,56,59,92],"a":[7,48,63],"low":[8,103],"cost":[9],"8":[10],"bit":[11],"reconfigurable":[12],"processor":[13],"core":[14,20,61,72],"for":[15,68,108],"media":[16,34],"processing":[17,35,66],"applications.":[18],"The":[19,71],"is":[21,96],"optimized":[22],"to":[23,42,81],"provide":[24],"all":[25],"basic":[26],"arithmetic":[27],"and":[28,36,87,116],"logic":[29],"functions":[30],"required":[31],"by":[32],"the":[33,57,60,76,93,113],"other":[37],"domains,":[38],"as":[39,41,62],"well":[40],"make":[43],"it":[44],"easily":[45],"integrable":[46],"into":[47],"2D":[49],"array.":[50],"investigation":[55],"feasibility":[58],"potential":[64],"soft":[65],"architecture":[67,95],"platforms.":[70],"was":[73],"synthesized":[74],"on":[75],"entire":[77],"Virtex":[78],"family":[80],"evaluate":[82],"its":[83,97],"overall":[84],"performance,":[85],"scalability":[86],"portability.":[88],"A":[89],"special":[90],"feature":[91],"proposed":[94],"simple":[98],"programming":[99,114],"model":[100,115],"which":[101],"allows":[102],"level":[104],"programming.":[105],"Throughput":[106],"results":[107],"popular":[109],"benchmarks":[110],"coded":[111],"using":[112],"cycle":[117],"accurate":[118],"simulator":[119],"are":[120],"presented.":[121]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}