{"id":"https://openalex.org/W2090584772","doi":"https://doi.org/10.1109/fpl.2009.5272440","title":"Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs","display_name":"Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2090584772","doi":"https://doi.org/10.1109/fpl.2009.5272440","mag":"2090584772"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100708375","display_name":"Rohit Kumar","orcid":"https://orcid.org/0000-0002-9670-0671"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rohit Kumar","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102928781","display_name":"Ross Gordon","orcid":"https://orcid.org/0000-0003-1034-8695"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"525","last_page":"529"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8045933842658997},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8005706667900085},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6254841089248657},{"id":"https://openalex.org/keywords/circuit-switching","display_name":"Circuit switching","score":0.6112795472145081},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5590775012969971},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.515440821647644},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5088275074958801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4864794909954071},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4856356680393219},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4567183256149292},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4524109363555908},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4189555048942566},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4167574644088745},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41141244769096375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38800710439682007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8045933842658997},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8005706667900085},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6254841089248657},{"id":"https://openalex.org/C74294265","wikidata":"https://www.wikidata.org/wiki/Q506273","display_name":"Circuit switching","level":2,"score":0.6112795472145081},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5590775012969971},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.515440821647644},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5088275074958801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4864794909954071},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4856356680393219},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4567183256149292},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4524109363555908},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4189555048942566},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4167574644088745},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41141244769096375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38800710439682007},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1484820186","https://openalex.org/W1946139549","https://openalex.org/W2117300381","https://openalex.org/W2123184444","https://openalex.org/W2157985422","https://openalex.org/W2160642395","https://openalex.org/W2534992321","https://openalex.org/W2536093955","https://openalex.org/W3169463464","https://openalex.org/W6628954644"],"related_works":["https://openalex.org/W4399308252","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2026804694","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882"],"abstract_inverted_index":{"Networks-on-chips":[0],"(NoCs)":[1],"are":[2,29],"an":[3],"emerging":[4],"communication":[5,24,38,79,88],"topology":[6,25],"paradigm":[7],"in":[8,99,106],"single":[9],"chip":[10],"VLSI":[11],"design,":[12],"enhancing":[13],"parallelism":[14],"and":[15,34,47,67,102],"system":[16,45,63],"scalability.":[17],"Processing":[18],"units":[19],"(PUs)":[20],"connect":[21],"to":[22,71,91],"the":[23],"via":[26],"routers,":[27],"which":[28],"responsible":[30],"for":[31],"runtime":[32],"establishment":[33],"management":[35],"of":[36],"inter-PU":[37,78],"channels.":[39,89],"Router":[40],"design":[41],"directly":[42],"affects":[43],"overall":[44],"performance":[46],"exploited":[48],"parallelism.":[49],"In":[50,74],"this":[51],"paper,":[52],"we":[53],"present":[54],"a":[55,81,96,103],"highly":[56],"parametric":[57],"NoC":[58],"architecture,":[59],"MACS,":[60],"providing":[61],"increased":[62],"speed,":[64],"designer":[65],"flexibility,":[66],"scalability":[68],"as":[69],"compared":[70],"previous":[72,92],"methods.":[73],"addition,":[75],"MACS":[76,94],"enhances":[77],"using":[80],"circuit-switching":[82],"technique":[83],"with":[84],"dedicated,":[85],"high":[86],"frequency":[87,101],"Compared":[90],"work,":[93],"offers":[95],"5x":[97],"increase":[98],"operating":[100],"2x":[104],"reduction":[105],"area":[107],"overhead.":[108]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}