{"id":"https://openalex.org/W2145957810","doi":"https://doi.org/10.1109/fpl.2009.5272421","title":"An FPGA-based embedded wideband audio codec system","display_name":"An FPGA-based embedded wideband audio codec system","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2145957810","doi":"https://doi.org/10.1109/fpl.2009.5272421","mag":"2145957810"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111864900","display_name":"C.Y. Choo","orcid":null},"institutions":[{"id":"https://openalex.org/I51504820","display_name":"San Jose State University","ror":"https://ror.org/04qyvz380","country_code":"US","type":"education","lineage":["https://openalex.org/I51504820"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chang Choo","raw_affiliation_strings":["DSP/FPGA Laboratory, San Jose State University Foundation, San Jose, CA, USA","DSP/FPGA Laboratory, San Jose State University, CA 95192-0084, USA"],"affiliations":[{"raw_affiliation_string":"DSP/FPGA Laboratory, San Jose State University Foundation, San Jose, CA, USA","institution_ids":["https://openalex.org/I51504820"]},{"raw_affiliation_string":"DSP/FPGA Laboratory, San Jose State University, CA 95192-0084, USA","institution_ids":["https://openalex.org/I51504820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059433485","display_name":"Bhavya Bambhania","orcid":null},"institutions":[{"id":"https://openalex.org/I51504820","display_name":"San Jose State University","ror":"https://ror.org/04qyvz380","country_code":"US","type":"education","lineage":["https://openalex.org/I51504820"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bhavya Bambhania","raw_affiliation_strings":["DSP/FPGA Laboratory, San Jose State University Foundation, San Jose, CA, USA","DSP/FPGA Laboratory, San Jose State University, CA 95192-0084, USA"],"affiliations":[{"raw_affiliation_string":"DSP/FPGA Laboratory, San Jose State University Foundation, San Jose, CA, USA","institution_ids":["https://openalex.org/I51504820"]},{"raw_affiliation_string":"DSP/FPGA Laboratory, San Jose State University, CA 95192-0084, USA","institution_ids":["https://openalex.org/I51504820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011043282","display_name":"Woon Seob So","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woon Seob So","raw_affiliation_strings":["Multimedia Communications Research Team, Electronics and Telecommnications Research Institute, Daejeon, South Korea","Multimedia Communications Research Team, Electronics & Telecommunications Res. Inst., 161 Gajeong-dong, Yuseong-gu, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"Multimedia Communications Research Team, Electronics and Telecommnications Research Institute, Daejeon, South Korea","institution_ids":["https://openalex.org/I142401562"]},{"raw_affiliation_string":"Multimedia Communications Research Team, Electronics & Telecommunications Res. Inst., 161 Gajeong-dong, Yuseong-gu, Daejeon, Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060896837","display_name":"In Ki Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"In Ki Hwang","raw_affiliation_strings":["Multimedia Communications Research Team, Electronics and Telecommnications Research Institute, Daejeon, South Korea","Multimedia Communications Research Team, Electronics & Telecommunications Res. Inst., 161 Gajeong-dong, Yuseong-gu, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"Multimedia Communications Research Team, Electronics and Telecommnications Research Institute, Daejeon, South Korea","institution_ids":["https://openalex.org/I142401562"]},{"raw_affiliation_string":"Multimedia Communications Research Team, Electronics & Telecommunications Res. Inst., 161 Gajeong-dong, Yuseong-gu, Daejeon, Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100404797","display_name":"Do Young Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Do Young Kim","raw_affiliation_strings":["Multimedia Communications Research Team, Electronics and Telecommnications Research Institute, Daejeon, South Korea","Multimedia Communications Research Team, Electronics & Telecommunications Res. Inst., 161 Gajeong-dong, Yuseong-gu, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"Multimedia Communications Research Team, Electronics and Telecommnications Research Institute, Daejeon, South Korea","institution_ids":["https://openalex.org/I142401562"]},{"raw_affiliation_string":"Multimedia Communications Research Team, Electronics & Telecommunications Res. Inst., 161 Gajeong-dong, Yuseong-gu, Daejeon, Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111864900"],"corresponding_institution_ids":["https://openalex.org/I51504820"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60059201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"587","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9103497266769409},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7187632918357849},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7181727886199951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7164124250411987},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7101519107818604},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.7014774680137634},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.6680737733840942},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.6532731652259827},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5858542919158936},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.4959448277950287},{"id":"https://openalex.org/keywords/wideband-audio","display_name":"Wideband audio","score":0.48711562156677246},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.45552074909210205},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.413074791431427},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.40844428539276123},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3614572286605835},{"id":"https://openalex.org/keywords/audio-signal","display_name":"Audio signal","score":0.19744926691055298},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1339346170425415},{"id":"https://openalex.org/keywords/digital-audio","display_name":"Digital audio","score":0.11608725786209106}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9103497266769409},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7187632918357849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7181727886199951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7164124250411987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7101519107818604},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.7014774680137634},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.6680737733840942},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.6532731652259827},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5858542919158936},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.4959448277950287},{"id":"https://openalex.org/C173391809","wikidata":"https://www.wikidata.org/wiki/Q2740189","display_name":"Wideband audio","level":5,"score":0.48711562156677246},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.45552074909210205},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.413074791431427},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.40844428539276123},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3614572286605835},{"id":"https://openalex.org/C64922751","wikidata":"https://www.wikidata.org/wiki/Q4650799","display_name":"Audio signal","level":3,"score":0.19744926691055298},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1339346170425415},{"id":"https://openalex.org/C87687168","wikidata":"https://www.wikidata.org/wiki/Q173114","display_name":"Digital audio","level":4,"score":0.11608725786209106}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2071576608","https://openalex.org/W2147471256","https://openalex.org/W2158422981"],"related_works":["https://openalex.org/W2162623979","https://openalex.org/W2149127095","https://openalex.org/W1527010816","https://openalex.org/W2165456233","https://openalex.org/W2066089224","https://openalex.org/W4321385058","https://openalex.org/W2905172886","https://openalex.org/W2109992022","https://openalex.org/W3189556868","https://openalex.org/W2145957810"],"abstract_inverted_index":{"Wideband":[0],"audio":[1],"codec":[2],"(WAC)":[3],"improves":[4],"the":[5,9,15,27,50,76,90,103,106,112,127,152],"voice":[6],"quality":[7],"in":[8,85,126],"hand-free":[10],"communication":[11],"system.":[12],"It":[13,94],"allows":[14],"telephone":[16],"conversation":[17],"to":[18,32,48,73],"sound":[19],"more":[20],"natural":[21],"and":[22,37,45,59,87,109,116,137,148],"subtle.":[23],"In":[24],"this":[25],"paper,":[26],"G.729.1":[28],"WAC":[29,104,122],"is":[30],"ported":[31],"Altera":[33,68,98,134,153],"Nios":[34,77],"II":[35,78,129,136,155],"platform":[36],"then":[38],"optimized":[39],"with":[40,75,89,97,105,111,133],"dedicated":[41],"hardware":[42,56,113],"FIR":[43,57,114],"filter":[44,58],"MDCT":[46,60,117],"accelerators":[47,61],"improve":[49],"performance":[51,101],"for":[52],"faster":[53],"operation.":[54],"The":[55,81,100,120,141],"are":[62,83],"each":[63],"designed":[64],"as":[65],"a":[66],"customized":[67],"on-chip":[69],"Avalon":[70],"bus":[71],"device":[72],"work":[74],"embedded":[79,121],"processor.":[80],"cores":[82],"implemented":[84,125],"Verilog":[86],"incorporated":[88],"Aletra":[91],"SOPC":[92],"builder.":[93],"was":[95,124],"simulated":[96],"ModelSim.":[99],"of":[102,151],"software":[107],"only":[108],"that":[110],"filterbank":[115],"were":[118],"compared.":[119],"system":[123,142],"Stratix":[128,154],"DSP":[130],"Development":[131],"Kit":[132],"Quartus":[135],"Embedded":[138],"development":[139],"toolset.":[140],"currently":[143],"works":[144],"at":[145],"100":[146],"MHz":[147],"utilizes":[149],"48%":[150],"EP2S60":[156],"FPGA":[157],"logic":[158],"cell":[159],"resources.":[160]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}