{"id":"https://openalex.org/W1981312214","doi":"https://doi.org/10.1109/fpl.2009.5272393","title":"An FPGA based verification platform for HyperTransport 3.x","display_name":"An FPGA based verification platform for HyperTransport 3.x","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1981312214","doi":"https://doi.org/10.1109/fpl.2009.5272393","mag":"1981312214"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002126571","display_name":"Heiner Litz","orcid":"https://orcid.org/0000-0001-5181-9639"},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Heiner Litz","raw_affiliation_strings":["Computer Architecture Group, University of Heidelberg, Germany","University of Heidelberg, Computer Architecture Group, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of Heidelberg, Germany","institution_ids":["https://openalex.org/I223822909"]},{"raw_affiliation_string":"University of Heidelberg, Computer Architecture Group, Germany","institution_ids":["https://openalex.org/I223822909"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014251134","display_name":"Holger Fr\u00f6ning","orcid":"https://orcid.org/0000-0001-9562-0680"},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Froning","raw_affiliation_strings":["Computer Architecture Group, University of Heidelberg, Germany","University of Heidelberg, Computer Architecture Group, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of Heidelberg, Germany","institution_ids":["https://openalex.org/I223822909"]},{"raw_affiliation_string":"University of Heidelberg, Computer Architecture Group, Germany","institution_ids":["https://openalex.org/I223822909"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013080298","display_name":"Maximilian Thurmer","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Maximilian Thurmer","raw_affiliation_strings":["Computer Architecture Group, University of Heidelberg, Germany","University of Heidelberg, Computer Architecture Group, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of Heidelberg, Germany","institution_ids":["https://openalex.org/I223822909"]},{"raw_affiliation_string":"University of Heidelberg, Computer Architecture Group, Germany","institution_ids":["https://openalex.org/I223822909"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024518073","display_name":"Ulrich Br\u00fcning","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Bruning","raw_affiliation_strings":["Computer Architecture Group, University of Heidelberg, Germany","University of Heidelberg, Computer Architecture Group, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, University of Heidelberg, Germany","institution_ids":["https://openalex.org/I223822909"]},{"raw_affiliation_string":"University of Heidelberg, Computer Architecture Group, Germany","institution_ids":["https://openalex.org/I223822909"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002126571"],"corresponding_institution_ids":["https://openalex.org/I223822909"],"apc_list":null,"apc_paid":null,"fwci":0.24398835,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69211839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"631","last_page":"634"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7391959428787231},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7149991989135742},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7115211486816406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6614359021186829},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6355953812599182},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4878968894481659},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44977235794067383},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4394412338733673},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42402973771095276},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40022799372673035},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28987714648246765}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7391959428787231},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7149991989135742},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7115211486816406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6614359021186829},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6355953812599182},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4878968894481659},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44977235794067383},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4394412338733673},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42402973771095276},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40022799372673035},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28987714648246765},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W158645986","https://openalex.org/W1559629724","https://openalex.org/W1965312694","https://openalex.org/W2004937484","https://openalex.org/W2114489740","https://openalex.org/W2124613228","https://openalex.org/W2140370341","https://openalex.org/W2147900461","https://openalex.org/W2157348261","https://openalex.org/W2160573804","https://openalex.org/W2163198250","https://openalex.org/W2165779143","https://openalex.org/W2186577590","https://openalex.org/W2478785095","https://openalex.org/W6686976172"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W1564576805","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"In":[0],"this":[1,144,182],"paper":[2],"we":[3,87,140],"present":[4,89],"a":[5,17,42,100,157],"verification":[6],"platform":[7,96,101],"designed":[8],"for":[9,97,184],"HyperTransport":[10,14,85,170],"3.x":[11,15],"(HT3)":[12],"applications.":[13],"is":[16,27,38,64,102,136,149],"very":[18,91],"low":[19],"latency":[20,77],"and":[21,151,187,194],"high":[22,127],"bandwidth":[23],"chip-to-chip":[24],"interconnect":[25],"which":[26],"particularly":[28],"used":[29],"in":[30,57,74,111,143,153],"AMDs":[31],"novel":[32],"Opteron":[33],"processor":[34],"series.":[35],"As":[36],"it":[37,66],"an":[39,117,132],"open":[40],"protocol,":[41],"broad":[43],"application":[44,119],"range":[45],"exists":[46],"ranging":[47],"from":[48,178],"southbridge":[49],"chips":[50],"over":[51,62],"closely":[52],"coupled":[53],"accelerators":[54],"to":[55,70,125],"add":[56],"cards.":[58],"Its":[59],"main":[60],"advantage":[61],"PCI-express":[63],"that":[65],"allows":[67],"direct":[68],"connection":[69],"the":[71,81,90,126,154,166,179],"CPU":[72],"resulting":[73],"significantly":[75],"improved":[76],"performance.":[78],"To":[79],"enable":[80],"development":[82],"of":[83,130,156,175,181,190],"new":[84,106,191],"products":[86],"herein":[88],"first":[92,168],"FPGA":[93,133],"based":[94,134],"prototyping":[95,186],"HT3.x.":[98],"Such":[99],"enormously":[103],"valuable":[104],"as":[105,139],"designs":[107,193],"can":[108],"be":[109],"tested":[110],"real":[112],"world":[113],"systems":[114],"before":[115],"producing":[116],"costly":[118],"specific":[120],"integrated":[121],"circuit":[122,159],"(ASIC).":[123],"Due":[124],"operating":[128],"frequencies":[129],"HT3.x":[131],"solution":[135],"extremely":[137],"challenging":[138],"will":[141],"describe":[142],"paper.":[145],"Our":[146],"presented":[147],"architecture":[148],"evaluated":[150],"implemented":[152],"form":[155],"printed":[158],"board":[160],"(PCB).":[161],"This":[162],"add-in":[163],"card":[164],"represents":[165],"world's":[167],"available":[169],"3":[171],"device.":[172],"Early":[173],"adopters":[174],"HT3":[176,192],"benefit":[177],"results":[180],"work":[183],"rapid":[185],"hardware/software":[188],"coverification":[189],"products.":[195]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}