{"id":"https://openalex.org/W1992319621","doi":"https://doi.org/10.1109/fpl.2009.5272381","title":"Binary Synthesis with multiple memory banks targeting array references","display_name":"Binary Synthesis with multiple memory banks targeting array references","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1992319621","doi":"https://doi.org/10.1109/fpl.2009.5272381","mag":"1992319621"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272381","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272381","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037358573","display_name":"Yosi Ben Asher","orcid":"https://orcid.org/0000-0001-9963-1467"},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Yosi Ben Asher","raw_affiliation_strings":["Computer Science Dep, Haifa University, Israel","Computer Science Dep., Haifa University, Israel"],"affiliations":[{"raw_affiliation_string":"Computer Science Dep, Haifa University, Israel","institution_ids":["https://openalex.org/I91203450"]},{"raw_affiliation_string":"Computer Science Dep., Haifa University, Israel","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049410166","display_name":"Nadav Rotem","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Nadav Rotem","raw_affiliation_strings":["Computer Science Dep, Haifa University, Israel","Computer Science Dep., Haifa University, Israel"],"affiliations":[{"raw_affiliation_string":"Computer Science Dep, Haifa University, Israel","institution_ids":["https://openalex.org/I91203450"]},{"raw_affiliation_string":"Computer Science Dep., Haifa University, Israel","institution_ids":["https://openalex.org/I91203450"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037358573"],"corresponding_institution_ids":["https://openalex.org/I91203450"],"apc_list":null,"apc_paid":null,"fwci":1.3191,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80720276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"600","last_page":"603"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8141603469848633},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.713964581489563},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5879839658737183},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.505082905292511},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4879986345767975},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.47761648893356323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.379644513130188},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36477822065353394},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25821420550346375},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.17156541347503662}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8141603469848633},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.713964581489563},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5879839658737183},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.505082905292511},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4879986345767975},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.47761648893356323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.379644513130188},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36477822065353394},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25821420550346375},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.17156541347503662},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272381","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272381","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W10172778","https://openalex.org/W1564075167","https://openalex.org/W1977822830","https://openalex.org/W2051498260","https://openalex.org/W2078314687","https://openalex.org/W2097265665","https://openalex.org/W2106755775","https://openalex.org/W2153179875","https://openalex.org/W2153185479","https://openalex.org/W2293916051","https://openalex.org/W2623224373","https://openalex.org/W4246166885","https://openalex.org/W4285719527","https://openalex.org/W6600367137"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2160632767","https://openalex.org/W1608572506","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W2000188956","https://openalex.org/W1973862904","https://openalex.org/W181593118"],"abstract_inverted_index":{"High":[0],"level":[1,11],"synthesis":[2,29,64,109],"(HLS)":[3],"is":[4,30,43,54],"the":[5,24,40,48,55,71,82,111,118],"field":[6],"of":[7,23,47,50,57,70,110,121],"transforming":[8],"a":[9,18,31],"high":[10],"programming":[12],"language,":[13],"such":[14],"as":[15],"C,":[16],"into":[17,85],"register":[19],"transfer":[20],"level(RTL)":[21],"description":[22],"design.":[25],"In":[26,77],"HLS,":[27],"binary":[28,63,83],"method":[32],"for":[33,38,104],"synthesizing":[34],"existing":[35],"compiled":[36],"applications":[37,122],"which":[39,123],"source":[41],"code":[42],"not":[44,67],"available.":[45],"One":[46],"advantages":[49],"FPGAs":[51],"over":[52],"software":[53],"availability":[56],"multiple":[58,72,94,98,125],"memory":[59,73,95,99,106,126],"banks.":[60],"Until":[61],"now,":[62],"systems":[65],"have":[66],"made":[68],"use":[69,124],"banks":[74,96],"on":[75],"FPGAs.":[76],"our":[78],"work,":[79],"we":[80,90],"decompile":[81],"executable":[84],"an":[86],"intermediate":[87],"representation,":[88],"and":[89,97,108],"target":[91],"architectures":[92],"with":[93],"ports.":[100],"We":[101],"present":[102],"methods":[103,116],"detecting":[105],"regions":[107,127],"decompiled":[112],"code.":[113],"The":[114],"proposed":[115],"accelerate":[117],"execution":[119],"time":[120],"concurrently.":[128]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}