{"id":"https://openalex.org/W2053278222","doi":"https://doi.org/10.1109/fpl.2009.5272380","title":"Compensating for variability in FPGAs by re-mapping and re-placement","display_name":"Compensating for variability in FPGAs by re-mapping and re-placement","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2053278222","doi":"https://doi.org/10.1109/fpl.2009.5272380","mag":"2053278222"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048050040","display_name":"Pete Sedcole","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Pete Sedcole","raw_affiliation_strings":["Department Electrical & Electronic Engineering, Imperial College London, UK","Dept. Electrical & Electronic Engineering, Imperial College London, UK"],"affiliations":[{"raw_affiliation_string":"Department Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067488586","display_name":"Edward Stott","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Edward Stott","raw_affiliation_strings":["Department Electrical & Electronic Engineering, Imperial College London, UK","Dept. Electrical & Electronic Engineering, Imperial College London, UK"],"affiliations":[{"raw_affiliation_string":"Department Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y.K. Cheung","raw_affiliation_strings":["Department Electrical & Electronic Engineering, Imperial College London, UK","Dept. Electrical & Electronic Engineering, Imperial College London, UK"],"affiliations":[{"raw_affiliation_string":"Department Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048050040"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85446462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"613","last_page":"616"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8397529721260071},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7692512273788452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6590578556060791},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6083089113235474},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5815843939781189},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.577267050743103},{"id":"https://openalex.org/keywords/standard-deviation","display_name":"Standard deviation","score":0.5655860304832458},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5081210136413574},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48319876194000244},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4820038378238678},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47484734654426575},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.4664810299873352},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4644821584224701},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4170706868171692},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41295918822288513},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23316314816474915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19759804010391235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1939118504524231},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.13228550553321838},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12081766128540039}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8397529721260071},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7692512273788452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6590578556060791},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6083089113235474},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5815843939781189},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.577267050743103},{"id":"https://openalex.org/C22679943","wikidata":"https://www.wikidata.org/wiki/Q159375","display_name":"Standard deviation","level":2,"score":0.5655860304832458},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5081210136413574},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48319876194000244},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4820038378238678},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47484734654426575},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.4664810299873352},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4644821584224701},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4170706868171692},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41295918822288513},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23316314816474915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19759804010391235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1939118504524231},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.13228550553321838},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12081766128540039},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1525409241","https://openalex.org/W1978700278","https://openalex.org/W1978998136","https://openalex.org/W2096227207","https://openalex.org/W2114131053","https://openalex.org/W2117648153","https://openalex.org/W2126460975","https://openalex.org/W2127379989","https://openalex.org/W2141682861","https://openalex.org/W2154776455","https://openalex.org/W6631407737"],"related_works":["https://openalex.org/W4235807419","https://openalex.org/W2144633290","https://openalex.org/W2550704533","https://openalex.org/W2890026549","https://openalex.org/W2827496155","https://openalex.org/W2155289750","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479","https://openalex.org/W2053477566"],"abstract_inverted_index":{"Two":[0],"complementary":[1],"techniques":[2,60],"for":[3,38],"reducing":[4],"the":[5,11,24,43,48,75],"effect":[6],"of":[7,31,34,51,80],"within-die":[8],"variability":[9],"on":[10],"critical":[12,81],"path":[13,82],"delay":[14],"in":[15,42,68],"FPGA":[16],"circuits":[17],"are":[18,66],"reported.":[19],"The":[20,45,59],"first":[21],"technique":[22],"selects":[23,47],"best":[25,49],"LUT":[26,40],"mapping":[27],"from":[28],"a":[29,35,57],"set":[30],"alternative":[32],"mappings":[33],"logic":[36],"function":[37],"each":[39],"cluster":[41],"FPGA.":[44],"second":[46],"assignment":[50],"LUTs":[52],"to":[53,72],"physical":[54],"locations":[55],"within":[56],"cluster.":[58],"can":[61],"be":[62],"used":[63],"together,":[64],"and":[65,77],"shown":[67],"Monte":[69],"Carlo":[70],"experiments":[71],"reduce":[73],"both":[74],"mean":[76],"standard":[78],"deviation":[79],"delay.":[83]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}