{"id":"https://openalex.org/W1967526445","doi":"https://doi.org/10.1109/fpl.2009.5272331","title":"Improving the memory footprint and runtime scalability of FPGA CAD algorithms","display_name":"Improving the memory footprint and runtime scalability of FPGA CAD algorithms","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1967526445","doi":"https://doi.org/10.1109/fpl.2009.5272331","mag":"1967526445"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042976080","display_name":"Scott Y. L. Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Scott Y.L. Chin","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03685291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"717","last_page":"718"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8308459520339966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8108193874359131},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.795676589012146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7588776350021362},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5233727693557739},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.5037533640861511},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4908054769039154},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4761226773262024},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.45471832156181335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44644618034362793},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17792382836341858},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0940069854259491}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8308459520339966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8108193874359131},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.795676589012146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7588776350021362},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5233727693557739},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.5037533640861511},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4908054769039154},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4761226773262024},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.45471832156181335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44644618034362793},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17792382836341858},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0940069854259491},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1989477191","https://openalex.org/W2005275470","https://openalex.org/W2023462222","https://openalex.org/W2039288205","https://openalex.org/W2048672904","https://openalex.org/W2102892811","https://openalex.org/W2130543434","https://openalex.org/W2131696304","https://openalex.org/W2151872233"],"related_works":["https://openalex.org/W2045348955","https://openalex.org/W2352028719","https://openalex.org/W2584886384","https://openalex.org/W2378667902","https://openalex.org/W2052769075","https://openalex.org/W2791088446","https://openalex.org/W4206808270","https://openalex.org/W2166936983","https://openalex.org/W3137434606","https://openalex.org/W4372263373"],"abstract_inverted_index":{"Advances":[0],"in":[1,10,57,144,170],"process":[2],"technology":[3],"have":[4,129],"allowed":[5],"for":[6,36,107],"a":[7,21,58,94],"dramatic":[8],"increase":[9],"the":[11,31,63,70,76,84,119,137,152,157],"capacity":[12],"of":[13,41,78,124,156],"FPGAs":[14,66],"and":[15,48,88,104,121,162],"this":[16,25,166],"scaling":[17,26],"is":[18,82,142],"continuing":[19],"at":[20],"steady":[22],"pace.":[23],"However,":[24],"places":[27],"increasing":[28],"demands":[29],"on":[30,117,132,151,165],"FPGA":[32,79,98,125],"CAD":[33,80,126],"tools.":[34,127],"Already,":[35],"very":[37],"large":[38,89],"designs,":[39],"compile-times":[40],"an":[42],"entire":[43],"work":[44,131,141],"day":[45],"are":[46,62,148],"common,":[47],"memory":[49,90,120,138],"requirements":[50],"that":[51],"exceed":[52],"what":[53],"would":[54],"be":[55],"found":[56],"common":[59],"desktop":[60],"workstation":[61],"norm.":[64],"As":[65],"continue":[67],"to":[68,96,101,135],"grow,":[69],"problem":[71],"will":[72,92],"become":[73,93],"worse.":[74],"Unless":[75],"scalability":[77,123,154],"tools":[81],"addressed,":[83],"long":[85],"run":[86],"times":[87,106],"footprints":[91],"hindrance":[95],"future":[97],"scaling,":[99],"leading":[100],"increased":[102],"costs":[103],"design":[105],"companies":[108],"who":[109],"use":[110],"these":[111],"devices.":[112],"The":[113],"proposed":[114,163],"research":[115,164],"focuses":[116],"both":[118],"runtime":[122,153],"We":[128,147],"presented":[130],"effective":[133],"methods":[134],"improve":[136],"scalability.":[139],"This":[140],"summarized":[143,169],"Section":[145,171],"3.":[146],"currently":[149],"focusing":[150],"portion":[155],"project.":[158],"Our":[159],"current":[160],"progress":[161],"part":[167],"was":[168],"4.":[172]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}