{"id":"https://openalex.org/W2151937165","doi":"https://doi.org/10.1109/fpl.2009.5272325","title":"Efficient techniques and methodologies for embedded system design usign free hardware and open standards","display_name":"Efficient techniques and methodologies for embedded system design usign free hardware and open standards","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2151937165","doi":"https://doi.org/10.1109/fpl.2009.5272325","mag":"2151937165"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle/11441/63195","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090013123","display_name":"J.I. Villar","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J.I. Villar","raw_affiliation_strings":["ID2 Group / Department of Electronic Technology, E.T.S. de Ingeniera Informtica, University of Seville, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"ID2 Group / Department of Electronic Technology, E.T.S. de Ingeniera Informtica, University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075541180","display_name":"J. Juan","orcid":"https://orcid.org/0000-0001-6830-7576"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Juan","raw_affiliation_strings":["ID2 Group / Department of Electronic Technology, E.T.S. de Ingeniera Informtica, University of Seville, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"ID2 Group / Department of Electronic Technology, E.T.S. de Ingeniera Informtica, University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032060810","display_name":"M.J. Bellido","orcid":"https://orcid.org/0000-0002-5092-6042"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M.J. Bellido","raw_affiliation_strings":["ID2 Group / Department of Electronic Technology, E.T.S. de Ingeniera Informtica, University of Seville, Seville, Spain"],"affiliations":[{"raw_affiliation_string":"ID2 Group / Department of Electronic Technology, E.T.S. de Ingeniera Informtica, University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090013123"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16832758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"719","last_page":"720"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7222041487693787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5729334950447083},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5500624179840088},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5035886168479919},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4225425720214844},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41116929054260254},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3441861867904663},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3395243287086487},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23059019446372986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19681262969970703}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7222041487693787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5729334950447083},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5500624179840088},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5035886168479919},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4225425720214844},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41116929054260254},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3441861867904663},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3395243287086487},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23059019446372986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19681262969970703},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/63195","is_oa":true,"landing_page_url":"https://idus.us.es/handle/11441/63195","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/63195","is_oa":true,"landing_page_url":"https://idus.us.es/handle/11441/63195","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1810582528"],"related_works":["https://openalex.org/W4237771018","https://openalex.org/W1572417577","https://openalex.org/W2103384799","https://openalex.org/W2351011383","https://openalex.org/W1885396597","https://openalex.org/W2099466221","https://openalex.org/W4247903974","https://openalex.org/W2125503095","https://openalex.org/W2165127864","https://openalex.org/W1550409889"],"abstract_inverted_index":{"In":[0],"an":[1],"embedded":[2],"system":[3],"hardware":[4],"design":[5,67],"process,":[6],"there":[7],"are":[8,29],"three":[9],"main":[10],"factors":[11,28],"that":[12],"have":[13],"a":[14,33],"great":[15],"impact":[16],"on":[17],"quality,":[18],"cost":[19],"and":[20,51,56,69,76],"development":[21],"time":[22],"of":[23,32,35,53,60,74],"the":[24,30,48,54,58,66,71],"final":[25],"design.":[26],"These":[27],"availability":[31],"library":[34],"well":[36,63],"proven":[37],"building":[38],"blocks":[39],"(also":[40],"known":[41],"as":[42],"IP":[43],"cores);":[44],"computer":[45],"tools":[46],"for":[47],"design,":[49],"implementation":[50],"verification":[52],"system,":[55],"finally,":[57],"adoption":[59],"efficient":[61],"methodologies":[62],"suited":[64],"to":[65,70],"environment":[68],"available":[72],"set":[73],"cores":[75],"tools.":[77]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}