{"id":"https://openalex.org/W2040754313","doi":"https://doi.org/10.1109/fpl.2009.5272315","title":"Modeling post-techmapping and post-clustering FPGA circuit depth","display_name":"Modeling post-techmapping and post-clustering FPGA circuit depth","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2040754313","doi":"https://doi.org/10.1109/fpl.2009.5272315","mag":"2040754313"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022760732","display_name":"Joydip Das","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Joydip Das","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Elec. and Comp. Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Elec. and Comp. Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Elec. and Comp. Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Elec. and Comp. Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Philip Leong","raw_affiliation_strings":["Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","Comp. Science and Engineering, Chinese University of Hong Kong, Hongkong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Comp. Science and Engineering, Chinese University of Hong Kong, Hongkong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Computing, Imperial College, London, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Computing, Imperial College, London, U.K","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3396,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.96437192,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8694475889205933},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7863608598709106},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7818598747253418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7195441722869873},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.5693621635437012},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.5463545322418213},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5084594488143921},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49268561601638794},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43997645378112793},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3710353970527649},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30655115842819214},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20960554480552673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15387967228889465},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.14824241399765015},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09576955437660217}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8694475889205933},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7863608598709106},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7818598747253418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7195441722869873},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.5693621635437012},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.5463545322418213},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5084594488143921},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49268561601638794},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43997645378112793},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3710353970527649},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30655115842819214},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20960554480552673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15387967228889465},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.14824241399765015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09576955437660217},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.7702","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.7702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.cuhk.edu.hk/~phwl/mt/public/archives/papers/post_fpl09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1590243758","https://openalex.org/W1762720839","https://openalex.org/W1970296212","https://openalex.org/W1989477191","https://openalex.org/W1991530123","https://openalex.org/W1998292918","https://openalex.org/W2028954821","https://openalex.org/W2029541370","https://openalex.org/W2035847677","https://openalex.org/W2105715355","https://openalex.org/W2131696304","https://openalex.org/W2143067779","https://openalex.org/W2146306637","https://openalex.org/W2151872233","https://openalex.org/W4241806018","https://openalex.org/W6638025642"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2125609625"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"analytical":[4],"model":[5,21],"that":[6,55],"relates":[7,22],"FPGA":[8,16,69],"architectural":[9,70],"parameters":[10],"to":[11,34,47,72],"the":[12,20,23,35,38,63,74],"expected":[13],"speed":[14],"of":[15,30,37],"implementation.":[17],"More":[18],"precisely,":[19],"lookup-table":[24],"size,":[25,27],"cluster":[26,33],"and":[28,43],"number":[29],"inputs":[31],"per":[32],"depth":[36],"circuit":[39],"after":[40,44],"technology":[41],"mapping":[42],"clustering.":[45],"Comparison":[46],"experimental":[48,77],"results":[49],"with":[50],"large":[51],"MCNC":[52],"circuits":[53],"shows":[54],"our":[56],"models":[57,64],"are":[58],"accurate.":[59],"We":[60],"show":[61],"how":[62],"can":[65],"be":[66],"used":[67],"in":[68],"investigations":[71],"complement":[73],"more":[75],"usual":[76],"approach.":[78]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}