{"id":"https://openalex.org/W2029655296","doi":"https://doi.org/10.1109/fpl.2009.5272311","title":"An ASIC perspective on FPGA optimizations","display_name":"An ASIC perspective on FPGA optimizations","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2029655296","doi":"https://doi.org/10.1109/fpl.2009.5272311","mag":"2029655296"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084557495","display_name":"Andreas Ehliar","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Andreas Ehliar","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011014977","display_name":"Dake Liu","orcid":"https://orcid.org/0000-0002-4644-4892"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Dake Liu","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084557495"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.70400738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"218","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9591281414031982},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.90130615234375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6765800714492798},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6069091558456421},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5750765800476074},{"id":"https://openalex.org/keywords/perspective","display_name":"Perspective (graphical)","score":0.5291845202445984},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47565290331840515},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.42344149947166443},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34651196002960205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21804335713386536},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15004631876945496},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.05503171682357788}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9591281414031982},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.90130615234375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6765800714492798},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6069091558456421},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5750765800476074},{"id":"https://openalex.org/C12713177","wikidata":"https://www.wikidata.org/wiki/Q1900281","display_name":"Perspective (graphical)","level":2,"score":0.5291845202445984},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47565290331840515},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.42344149947166443},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34651196002960205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21804335713386536},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15004631876945496},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.05503171682357788}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W2107168664","https://openalex.org/W2116438122","https://openalex.org/W2116639200","https://openalex.org/W2164522884","https://openalex.org/W6677742596"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"In":[0],"this":[1,67],"paper":[2,68],"we":[3],"discuss":[4],"how":[5,21],"various":[6,22],"design":[7,47],"components":[8],"perform":[9],"in":[10,60],"both":[11,82],"FPGAs":[12,83],"and":[13,30,84],"standard":[14],"cell":[15],"based":[16],"ASICs.":[17,85],"We":[18,36],"also":[19],"investigate":[20],"common":[23],"FPGA":[24,50],"optimizations":[25],"will":[26,51],"effect":[27],"the":[28,58],"performance":[29],"area":[31,59],"of":[32],"an":[33,49,61],"ASIC":[34],"port.":[35],"find":[37],"that":[38,41,78],"most":[39],"techniques":[40],"are":[42,69,79],"used":[43],"to":[44],"optimize":[45],"a":[46,54],"for":[48,66,81],"not":[52],"have":[53],"negative":[55],"impact":[56],"on":[57],"ASIC.":[62],"The":[63],"intended":[64],"audience":[65],"engineers":[70],"charged":[71],"with":[72],"creating":[73],"designs":[74],"or":[75],"IP":[76],"cores":[77],"optimized":[80]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}