{"id":"https://openalex.org/W1992578807","doi":"https://doi.org/10.1109/fpl.2009.5272309","title":"Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems","display_name":"Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1992578807","doi":"https://doi.org/10.1109/fpl.2009.5272309","mag":"1992578807"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023159580","display_name":"Masato Inagi","orcid":null},"institutions":[{"id":"https://openalex.org/I57930482","display_name":"Hiroshima City University","ror":"https://ror.org/001et4e78","country_code":"JP","type":"education","lineage":["https://openalex.org/I57930482"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masato Inagi","raw_affiliation_strings":["Department of Computer and Network Engineering, Hiroshima City University, Hiroshima, Japan","Dept. of Computer and Network Engineering, Hiroshima City University, 731-3194 Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Network Engineering, Hiroshima City University, Hiroshima, Japan","institution_ids":["https://openalex.org/I57930482"]},{"raw_affiliation_string":"Dept. of Computer and Network Engineering, Hiroshima City University, 731-3194 Japan","institution_ids":["https://openalex.org/I57930482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102310575","display_name":"Yasuhiro Takashima","orcid":null},"institutions":[{"id":"https://openalex.org/I17056963","display_name":"The University of Kitakyushu","ror":"https://ror.org/03mfefw72","country_code":"JP","type":"education","lineage":["https://openalex.org/I17056963"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takashima","raw_affiliation_strings":["Faculty of Environmental Engineering, University of Kitakyushu, Kitakyushu, Japan","Faculty of Environmental Engineering, University of Kitakyushu, 808-0135 Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Environmental Engineering, University of Kitakyushu, Kitakyushu, Japan","institution_ids":["https://openalex.org/I17056963"]},{"raw_affiliation_string":"Faculty of Environmental Engineering, University of Kitakyushu, 808-0135 Japan","institution_ids":["https://openalex.org/I17056963"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101880152","display_name":"Yuichi Nakamura","orcid":"https://orcid.org/0000-0001-5103-7194"},"institutions":[{"id":"https://openalex.org/I99978038","display_name":"Core Laboratories (United States)","ror":"https://ror.org/00scjy223","country_code":"US","type":"company","lineage":["https://openalex.org/I99978038"]},{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Yuichi Nakamura","raw_affiliation_strings":["System IP Core Laboratories, NEC Corporation Limited, Kawasaki, Japan","System IP Core, Laboratories, NEC Corporation, Kawasaki, 211-8668 Japan"],"affiliations":[{"raw_affiliation_string":"System IP Core Laboratories, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"System IP Core, Laboratories, NEC Corporation, Kawasaki, 211-8668 Japan","institution_ids":["https://openalex.org/I99978038"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023159580"],"corresponding_institution_ids":["https://openalex.org/I57930482"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.07270605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"212","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9526335000991821},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.7622882723808289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7215625643730164},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7202101349830627},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6404028534889221},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5534816980361938},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.4840785562992096},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44725659489631653},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08277642726898193},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05733248591423035}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9526335000991821},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.7622882723808289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7215625643730164},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7202101349830627},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6404028534889221},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5534816980361938},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.4840785562992096},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44725659489631653},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08277642726898193},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05733248591423035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1600911023","https://openalex.org/W2054922540","https://openalex.org/W2095117703","https://openalex.org/W2119467334","https://openalex.org/W2120970098","https://openalex.org/W2121066557","https://openalex.org/W2148658001","https://openalex.org/W2161455936","https://openalex.org/W2170657266","https://openalex.org/W2340149117","https://openalex.org/W4236269389","https://openalex.org/W4242608849","https://openalex.org/W6635740179"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2258948885"],"abstract_inverted_index":{"Multi-FPGA":[0],"systems":[1],"are":[2,42],"widely":[3],"used":[4,43],"for":[5,44],"rapid":[6],"prototyping":[7],"and":[8,87,91,121],"logic":[9,17],"verification":[10],"of":[11,33,52,71,115,118,124,127],"VLSIs.":[12],"To":[13],"implement":[14],"a":[15,20,84,88,100,148,155],"huge":[16],"circuit":[18,24,145],"in":[19],"multi-FPGA":[21],"system,":[22],"the":[23,34,49,59,72,77,109,113,116,122,125,144],"needs":[25],"to":[26,48,75,134],"be":[27],"partitioned":[28],"into":[29],"multiple":[30],"FPGAs.":[31],"Because":[32],"limited":[35],"interconnection":[36,119],"resources":[37],"between":[38],"FPGAs,":[39],"time-multiplexed":[40,53,89,101],"I/Os":[41],"inter-FPGA":[45,55,73,95,128],"connections.":[46],"Due":[47],"large":[50],"delay":[51],"I/Os,":[54],"connections":[56,74],"strongly":[57],"affect":[58],"system":[60,78,110,150],"performance.":[61,79],"In":[62],"this":[63],"paper,":[64],"we":[65],"extend":[66],"an":[67,131],"ILP-based":[68],"optimization":[69],"method":[70,81,107,142],"improve":[76],"Our":[80,105],"uses":[82],"both":[83],"normal":[85],"I/O":[86,102],"I/O,":[90],"decides":[92],"whether":[93],"each":[94],"signal":[96],"is":[97],"transferred":[98],"by":[99,151],"or":[103],"not.":[104],"extended":[106],"improves":[108],"performance":[111,146],"considering":[112],"variation":[114,123],"amount":[117],"resources,":[120],"number":[126],"signals,":[129],"from":[130],"FPGA":[132,136],"pair":[133],"another":[135],"pair.":[137],"Experiments":[138],"showed":[139],"that":[140],"our":[141],"improved":[143],"on":[147,158],"4-FPGA":[149],"26.4%":[152],"compared":[153],"with":[154],"conventional":[156],"method,":[157],"average.":[159]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}