{"id":"https://openalex.org/W1995789009","doi":"https://doi.org/10.1109/fpl.2009.5272278","title":"sFPGA2 - A scalable GALS FPGA architecture and design methodology","display_name":"sFPGA2 - A scalable GALS FPGA architecture and design methodology","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W1995789009","doi":"https://doi.org/10.1109/fpl.2009.5272278","mag":"1995789009"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009959094","display_name":"Rizwan Tariq Syed","orcid":"https://orcid.org/0000-0001-9232-734X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Rizwan Syed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100759111","display_name":"Xiaolei Chen","orcid":"https://orcid.org/0000-0001-8573-1475"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Xiaolei Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070594442","display_name":"Bharadwaj Veeravalli","orcid":"https://orcid.org/0000-0001-9000-1813"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bharadwaj Veeravalli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009959094"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.3428,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60661711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2778","issue":null,"first_page":"314","last_page":"319"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7777879238128662},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7544587850570679},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7105613946914673},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7011444568634033},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6224884390830994},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6163961291313171},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.608202338218689},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5804972052574158},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5341578722000122},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42643028497695923},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18534091114997864},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08431151509284973}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7777879238128662},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7544587850570679},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7105613946914673},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7011444568634033},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6224884390830994},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6163961291313171},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.608202338218689},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5804972052574158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5341578722000122},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42643028497695923},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18534091114997864},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08431151509284973},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2009.5272278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/71758","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/71758","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1553739034","https://openalex.org/W1593566378","https://openalex.org/W2042876290","https://openalex.org/W2086815380","https://openalex.org/W2101701301","https://openalex.org/W2147506855","https://openalex.org/W2151245888","https://openalex.org/W2160642395","https://openalex.org/W2161455936","https://openalex.org/W6633323681","https://openalex.org/W6635545966","https://openalex.org/W6675507567"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W1603137082","https://openalex.org/W2364195017","https://openalex.org/W2355430452","https://openalex.org/W2049983405","https://openalex.org/W2392315374","https://openalex.org/W1951195060","https://openalex.org/W2364622490","https://openalex.org/W2091330445"],"abstract_inverted_index":{"The":[0,35],"interconnection":[1],"networks":[2],"used":[3],"by":[4],"current":[5],"fine":[6],"grain":[7],"FPGAs":[8],"are":[9,38],"not":[10],"scalable":[11,33],"for":[12,113],"very":[13],"big":[14],"array":[15],"sizes.":[16],"To":[17,50,77],"address":[18],"this":[19],"issue,":[20],"we":[21,55,63,84],"apply":[22],"the":[23,52,96,103],"GALS":[24],"(globally":[25],"asynchronous":[26,45,53],"and":[27,44,81,89,105],"locally":[28,41],"synchronous)":[29],"paradigm":[30],"to":[31,72,116],"build":[32,56,85],"FPGAs.":[34],"logic":[36],"resources":[37],"divided":[39],"into":[40],"synchronous":[42],"tiles":[43],"communications":[46],"among":[47],"different":[48],"tiles.":[49],"route":[51],"communications,":[54],"a":[57,65,91,107],"serial":[58],"network-on-chip.":[59],"Targeting":[60],"streaming":[61],"applications,":[62],"propose":[64],"design":[66,82],"flow":[67],"that":[68],"maps":[69],"user":[70],"applications":[71],"our":[73,79],"new":[74],"FPGA":[75],"architecture.":[76,118],"validate":[78],"architecture":[80],"flow,":[83],"an":[86],"emulation":[87],"prototype":[88],"develop":[90],"JPEG":[92],"baseline":[93],"encoder":[94],"as":[95],"case":[97],"study.":[98],"We":[99],"have":[100],"successfully":[101],"demonstrated":[102],"concept":[104],"predict":[106],"maximum":[108],"frequency":[109],"of":[110],"224":[111],"MHz":[112],"designs":[114],"mapping":[115],"sFPGA2":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}