{"id":"https://openalex.org/W2016122841","doi":"https://doi.org/10.1109/fpl.2009.5272258","title":"Clock duplicity for high-precision timestamping in Gigabit Ethernet","display_name":"Clock duplicity for high-precision timestamping in Gigabit Ethernet","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2016122841","doi":"https://doi.org/10.1109/fpl.2009.5272258","mag":"2016122841"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2009.5272258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008650873","display_name":"Carles Nicolau","orcid":null},"institutions":[{"id":"https://openalex.org/I170486558","display_name":"Pompeu Fabra University","ror":"https://ror.org/04n0g0b29","country_code":"ES","type":"education","lineage":["https://openalex.org/I170486558"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Carles Nicolau","raw_affiliation_strings":["Department of Information and Communications Technologies, Universitat Pompeu Fabra, Spain","Dept. of Information, and Communications Technologies, Universitat Pompeu Fabra, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Information and Communications Technologies, Universitat Pompeu Fabra, Spain","institution_ids":["https://openalex.org/I170486558"]},{"raw_affiliation_string":"Dept. of Information, and Communications Technologies, Universitat Pompeu Fabra, Spain","institution_ids":["https://openalex.org/I170486558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066676846","display_name":"Dolors Sala","orcid":"https://orcid.org/0000-0001-7561-3395"},"institutions":[{"id":"https://openalex.org/I170486558","display_name":"Pompeu Fabra University","ror":"https://ror.org/04n0g0b29","country_code":"ES","type":"education","lineage":["https://openalex.org/I170486558"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Dolors Sala","raw_affiliation_strings":["Department of Information and Communications Technologies, Universitat Pompeu Fabra, Spain","Dept. of Information, and Communications Technologies, Universitat Pompeu Fabra, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Information and Communications Technologies, Universitat Pompeu Fabra, Spain","institution_ids":["https://openalex.org/I170486558"]},{"raw_affiliation_string":"Dept. of Information, and Communications Technologies, Universitat Pompeu Fabra, Spain","institution_ids":["https://openalex.org/I170486558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020449505","display_name":"Enrique Cant\u00f3","orcid":"https://orcid.org/0000-0002-5674-4119"},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universidad Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Enrique Canto","raw_affiliation_strings":["Department of Electronics, Electrical and Automation, Universitat Rovira i Virgili, Spain","Dept. of Electronics, Electrical and Automation, Universitat Rovira i Virgili, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Electrical and Automation, Universitat Rovira i Virgili, Spain","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"Dept. of Electronics, Electrical and Automation, Universitat Rovira i Virgili, Spain","institution_ids":["https://openalex.org/I55952717"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008650873"],"corresponding_institution_ids":["https://openalex.org/I170486558"],"apc_list":null,"apc_paid":null,"fwci":0.6857,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71136861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":null,"first_page":"379","last_page":"384"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8371303677558899},{"id":"https://openalex.org/keywords/timestamp","display_name":"Timestamp","score":0.736487627029419},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.647175669670105},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.626798152923584},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6055156588554382},{"id":"https://openalex.org/keywords/network-interface-controller","display_name":"Network interface controller","score":0.544768750667572},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5348770618438721},{"id":"https://openalex.org/keywords/gigabit-ethernet","display_name":"Gigabit Ethernet","score":0.517676591873169},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4957021474838257},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.49274709820747375},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.4711015820503235},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4581318497657776},{"id":"https://openalex.org/keywords/data-synchronization","display_name":"Data synchronization","score":0.4226216971874237},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.39601024985313416},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3534911870956421},{"id":"https://openalex.org/keywords/wireless-sensor-network","display_name":"Wireless sensor network","score":0.10737556219100952}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8371303677558899},{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.736487627029419},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.647175669670105},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.626798152923584},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6055156588554382},{"id":"https://openalex.org/C171659815","wikidata":"https://www.wikidata.org/wiki/Q165233","display_name":"Network interface controller","level":2,"score":0.544768750667572},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5348770618438721},{"id":"https://openalex.org/C2776379158","wikidata":"https://www.wikidata.org/wiki/Q1069084","display_name":"Gigabit Ethernet","level":3,"score":0.517676591873169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4957021474838257},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.49274709820747375},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.4711015820503235},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4581318497657776},{"id":"https://openalex.org/C108734733","wikidata":"https://www.wikidata.org/wiki/Q1172333","display_name":"Data synchronization","level":3,"score":0.4226216971874237},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.39601024985313416},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3534911870956421},{"id":"https://openalex.org/C24590314","wikidata":"https://www.wikidata.org/wiki/Q336038","display_name":"Wireless sensor network","level":2,"score":0.10737556219100952},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2009.5272258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2009.5272258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1483310596","https://openalex.org/W1563308903","https://openalex.org/W1627303300","https://openalex.org/W1934685790","https://openalex.org/W2024481357","https://openalex.org/W2076191972","https://openalex.org/W2144863881","https://openalex.org/W2290908167","https://openalex.org/W2537902178","https://openalex.org/W2746505796","https://openalex.org/W4285719527","https://openalex.org/W6640550252"],"related_works":["https://openalex.org/W2019710598","https://openalex.org/W2128676528","https://openalex.org/W1536803440","https://openalex.org/W2349219591","https://openalex.org/W2003535246","https://openalex.org/W2355762271","https://openalex.org/W2039529505","https://openalex.org/W2376241016","https://openalex.org/W2369487957","https://openalex.org/W2374632758"],"abstract_inverted_index":{"Hardware-timestamping":[0],"is":[1,12,71],"essential":[2],"for":[3,54],"achieving":[4,78],"tight":[5],"synchronization":[6,38,76,81],"in":[7],"networking":[8],"applications.":[9],"This":[10,33,42],"mechanism":[11],"selectively":[13],"used":[14],"on":[15,24],"few":[16],"high-cost":[17],"tailored":[18],"systems.":[19],"Actual":[20],"muP-based":[21],"implementations":[22],"fail":[23],"deterministic":[25],"timestamp":[26],"retrieval":[27],"and":[28,48],"insertion":[29],"inside":[30],"the":[31,37,45,69],"message.":[32],"problem":[34],"degrades":[35],"significantly":[36],"between":[39],"network":[40],"nodes.":[41],"paper":[43],"describes":[44],"analysis,":[46],"implementation,":[47],"evaluation":[49],"of":[50,68,83],"a":[51,61,74,79],"HW-timestamping":[52],"technique":[53],"minimal-latency":[55],"timestamping":[56],"at":[57],"Gigabit":[58],"Ethernet":[59],"using":[60],"low-cost":[62],"off-the-shelf":[63],"FPGA":[64],"board.":[65],"The":[66],"effectiveness":[67],"method":[70],"validated":[72],"through":[73],"point-to-point":[75],"scheme":[77],"best-case":[80],"accuracy":[82],"150":[84],"ns.":[85]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}