{"id":"https://openalex.org/W2135711872","doi":"https://doi.org/10.1109/fpl.2008.4630045","title":"Thermal aware FPGA architectures and CAD","display_name":"Thermal aware FPGA architectures and CAD","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2135711872","doi":"https://doi.org/10.1109/fpl.2008.4630045","mag":"2135711872"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4630045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4630045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050421132","display_name":"Shilpa Bhoj","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shilpa Bhoj","raw_affiliation_strings":["Center for Integrated Circuits and Systems, University of Texas, Dallas, Richardson, TX, USA","Center for Integrated Circuits and Systems, University of Texas at Dallas, Richardson, TX"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits and Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Center for Integrated Circuits and Systems, University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050421132"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15018524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":null,"first_page":"701","last_page":"702"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8028280138969421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6793445348739624},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6673697829246521},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6424131393432617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49244627356529236},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4414187967777252},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4410884380340576},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.4164438843727112},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.4162686765193939},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.413946270942688},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15680843591690063},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1310940980911255},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.0711272656917572}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8028280138969421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6793445348739624},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6673697829246521},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6424131393432617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49244627356529236},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4414187967777252},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4410884380340576},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.4164438843727112},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.4162686765193939},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.413946270942688},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15680843591690063},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1310940980911255},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0711272656917572},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4630045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4630045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2101815940","https://openalex.org/W2115893652","https://openalex.org/W2129021906","https://openalex.org/W2133528131","https://openalex.org/W2139258909","https://openalex.org/W2156666436","https://openalex.org/W6679457705"],"related_works":["https://openalex.org/W2334610590","https://openalex.org/W2320366403","https://openalex.org/W3204197061","https://openalex.org/W2111241003","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865"],"abstract_inverted_index":{"As":[0],"a":[1,36],"result":[2],"of":[3,14,38],"our":[4,8,63],"research":[5],"so":[6],"far,":[7],"placement":[9],"tool":[10],"achieved":[11],"temperature":[12,28],"reductions":[13],"over":[15],"10degC":[16],"while":[17],"the":[18,39,43],"adaptive":[19],"FPGA":[20],"architectures":[21],"generate":[22],"timely":[23],"responses":[24],"to":[25,51,62],"bring":[26],"down":[27],"by":[29],"about":[30],"14degC.":[31],"Since":[32],"routing":[33],"accounts":[34],"for":[35],"bulk":[37],"power":[40],"generated,":[41],"exploiting":[42],"temporal":[44],"and":[45],"spatial":[46],"variation":[47],"in":[48],"interconnect":[49],"utilization":[50],"minimize":[52],"their":[53],"thermal":[54],"contributions":[55],"would":[56],"be":[57],"an":[58],"interesting":[59],"future":[60],"extension":[61],"work.":[64]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
