{"id":"https://openalex.org/W2158178416","doi":"https://doi.org/10.1109/fpl.2008.4630010","title":"File system access from reconfigurable FPGA hardware processes in BORPH","display_name":"File system access from reconfigurable FPGA hardware processes in BORPH","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2158178416","doi":"https://doi.org/10.1109/fpl.2008.4630010","mag":"2158178416"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4630010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4630010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020581824","display_name":"Hayden Kwok\u2010Hay So","orcid":"https://orcid.org/0000-0002-6514-0237"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Hayden Kwok-Hay So","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I889458895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087529266","display_name":"R.W. Brodersen","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brodersen","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020581824"],"corresponding_institution_ids":["https://openalex.org/I889458895"],"apc_list":null,"apc_paid":null,"fwci":1.3814,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.84762408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8278775215148926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7270091772079468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5584248304367065},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5212669968605042},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4702892303466797},{"id":"https://openalex.org/keywords/file-system","display_name":"File system","score":0.4240565299987793},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42129743099212646}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8278775215148926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7270091772079468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5584248304367065},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5212669968605042},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4702892303466797},{"id":"https://openalex.org/C2780940931","wikidata":"https://www.wikidata.org/wiki/Q174989","display_name":"File system","level":2,"score":0.4240565299987793},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42129743099212646}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2008.4630010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4630010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.566.43","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.566.43","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eee.hku.hk/~hso/Publications/hso_fpl08.pdf","raw_type":"text"},{"id":"pmh:oai:hub.hku.hk:10722/62101","is_oa":false,"landing_page_url":"http://hdl.handle.net/10722/62101","pdf_url":null,"source":{"id":"https://openalex.org/S4377196271","display_name":"The HKU Scholars Hub (University of Hong Kong)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I889458895","host_organization_name":"University of Hong Kong","host_organization_lineage":["https://openalex.org/I889458895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference_Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1978507093","https://openalex.org/W2041958163","https://openalex.org/W2099916047","https://openalex.org/W2112432448","https://openalex.org/W2127303041","https://openalex.org/W2165099691"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W753420207","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W2353896575","https://openalex.org/W1550839482","https://openalex.org/W2379000728","https://openalex.org/W1522032972"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,20,37,49,131],"design":[4,79],"and":[5,73,102,121,133],"implementation":[6],"of":[7,29,51,92,109,135],"BORPH\u2019s":[8],"kernel":[9],"file":[10,22,32,38,57,66,93,138],"system":[11,39,44,58,98,114,139],"layer":[12],"that":[13,28],"provides":[14],"FPGA":[15,35,78,122],"processes":[16],"direct":[17],"access":[18,59,140],"to":[19,129],"general":[21],"system.":[23],"Using":[24],"a":[25,41,52,55,111],"semantics":[26,50],"resembling":[27],"conventional":[30],"UNIX":[31,53],"I/Os,":[33],"an":[34],"accesses":[36],"through":[40],"special":[42],"hardware":[43],"call":[45],"interface.":[46],"By":[47],"extending":[48],"pipe,":[54],"single":[56],"mechanism":[60],"is":[61,127],"used":[62,128],"for":[63,71],"both":[64],"regular":[65],"I/O,":[67],"as":[68,70],"well":[69],"hardware/software":[72],"hardware/hardware":[74],"data":[75],"streaming.":[76],"An":[77,107],"may":[80],"switch":[81],"between":[82],"different":[83],"communication":[84],"modes":[85],"dynamically":[86],"during":[87,115],"run":[88,116],"time":[89,117],"by":[90,125],"means":[91],"redirection.":[94],"Design":[95],"trade-offs":[96],"among":[97],"manageability,":[99],"user":[100],"usability":[101],"application":[103],"performance":[104],"are":[105],"explored.":[106],"example":[108],"constructing":[110],"video":[112],"processing":[113],"using":[118],"commodity":[119],"software":[120],"applications":[123],"connected":[124],"pipes":[126],"demonstrate":[130],"feasibility":[132],"potential":[134],"such":[136],"FPGA-centric":[137],"capability.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}