{"id":"https://openalex.org/W2139401549","doi":"https://doi.org/10.1109/fpl.2008.4630003","title":"Coarse-grain dynamically reconfigurable coprocessor for image processing in SOPC","display_name":"Coarse-grain dynamically reconfigurable coprocessor for image processing in SOPC","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2139401549","doi":"https://doi.org/10.1109/fpl.2008.4630003","mag":"2139401549"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4630003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4630003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073896117","display_name":"Almudena Lindoso","orcid":"https://orcid.org/0000-0001-5870-6493"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Almudena Lindoso","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022411878","display_name":"Luis Entrena","orcid":"https://orcid.org/0000-0001-6021-165X"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Entrena","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111947048","display_name":"Juan Izquierdo","orcid":null},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Izquierdo","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005903868","display_name":"Judith Liu\u2010Jimenez","orcid":"https://orcid.org/0000-0003-1938-0309"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Judith Liu-Jimenez","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]},{"raw_affiliation_string":"Electron. Technol. Dept., Univ. Carlos III of Madrid, Leganes","institution_ids":["https://openalex.org/I50357001"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073896117"],"corresponding_institution_ids":["https://openalex.org/I50357001"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81357121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"539","last_page":"542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.968580424785614},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.793409526348114},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7321617007255554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7166682481765747},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6876564025878906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6854726076126099},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4911515414714813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46769145131111145},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4209863543510437},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41488707065582275},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1883346438407898},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16094577312469482},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1223737895488739}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.968580424785614},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.793409526348114},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7321617007255554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7166682481765747},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6876564025878906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6854726076126099},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4911515414714813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46769145131111145},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4209863543510437},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41488707065582275},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1883346438407898},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16094577312469482},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1223737895488739}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4630003","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4630003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1571632936","https://openalex.org/W2007401344","https://openalex.org/W2121674180","https://openalex.org/W2163916557"],"related_works":["https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W2152623100","https://openalex.org/W2142042635","https://openalex.org/W1988127757","https://openalex.org/W1859124475","https://openalex.org/W2078159922","https://openalex.org/W1970479385","https://openalex.org/W2118645457","https://openalex.org/W1495568256"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,20,23,31,43,74,86],"coarse-grain":[4],"dynamically":[5],"reconfigurable":[6],"coprocessor":[7,14,28,48],"for":[8],"image":[9,35],"processing":[10,36],"is":[11,15],"presented.":[12],"This":[13],"the":[16,70],"main":[17],"component":[18],"of":[19,34],"System":[21],"on":[22,73],"Programmable":[24],"Chip":[25],"(SoPC).":[26],"The":[27,47],"can":[29,39,80],"accelerate":[30],"wide":[32],"range":[33],"tasks":[37],"and":[38,50,63],"be":[40],"configured":[41],"in":[42],"few":[44],"clock":[45],"cycles.":[46],"performance":[49,84],"reconfiguration":[51,61],"functionality":[52],"has":[53],"been":[54],"tested":[55],"with":[56],"algorithms":[57],"that":[58,69],"involve":[59],"several":[60],"steps":[62],"microprocessor":[64,78],"interaction.":[65],"Experimental":[66],"results":[67],"demonstrate":[68],"SoPC":[71],"based":[72],"100":[75],"MHz":[76],"soft":[77],"core":[79],"reach":[81],"much":[82],"better":[83],"than":[85],"3.2":[87],"GHz":[88],"PC.":[89]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}