{"id":"https://openalex.org/W2159534148","doi":"https://doi.org/10.1109/fpl.2008.4629997","title":"Power efficient DSP datapath configuration methodology for FPGA","display_name":"Power efficient DSP datapath configuration methodology for FPGA","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2159534148","doi":"https://doi.org/10.1109/fpl.2008.4629997","mag":"2159534148"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024636148","display_name":"S. McKeown","orcid":"https://orcid.org/0000-0001-5832-4022"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. McKeown","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communications and Information Technology (ECIT), Queen''s University Belfast, Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communications and Information Technology (ECIT), Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Woods","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communications and Information Technology (ECIT), Queen''s University Belfast, Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communications and Information Technology (ECIT), Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036512274","display_name":"John McAllister","orcid":"https://orcid.org/0000-0002-4017-115X"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. McAllister","raw_affiliation_strings":["Programmable Systems Laboratory, Institute of Electronics, Communications and Information Technology (ECIT), Queen''s University Belfast, Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable Systems Laboratory, Institute of Electronics, Communications and Information Technology (ECIT), Queen''s University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.6841,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77879972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":null,"first_page":"515","last_page":"518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9752105474472046},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7764495015144348},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7357590198516846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6882503032684326},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5720507502555847},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.5322197675704956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5227227807044983},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.5057764053344727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3802778720855713},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.1570087969303131},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09101566672325134}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9752105474472046},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7764495015144348},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7357590198516846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6882503032684326},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5720507502555847},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.5322197675704956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5227227807044983},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.5057764053344727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3802778720855713},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.1570087969303131},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09101566672325134},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2008.4629997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/42ca48f4-043b-4381-a4a8-4498813376ce","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/42ca48f4-043b-4381-a4a8-4498813376ce","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"McKeown, M, Woods, R & McAllister, J 2008, Power Efficient DSP Datapath Configuration Methodology for FPGA. in 2008 International Conference on Field Programmable Logic and Applications. Proceedings. pp. 515-518, 2008 IEEE International Conference on Field Programmable Logic and Applications (FPL'08), Heidelberg, Germany, 08/09/2008. https://doi.org/10.1109/FPL.2008.4629997","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1753096814","https://openalex.org/W1961025862","https://openalex.org/W2001824086","https://openalex.org/W2022454078","https://openalex.org/W2037845146","https://openalex.org/W2071028614","https://openalex.org/W2078920774","https://openalex.org/W2111089817","https://openalex.org/W2112912130","https://openalex.org/W2138565962","https://openalex.org/W2139442494","https://openalex.org/W2166481560"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W2367718038","https://openalex.org/W1876592433","https://openalex.org/W2083269738"],"abstract_inverted_index":{"Exploiting":[0],"the":[1,16],"underutilisation":[2],"of":[3,19],"variable-length":[4],"DSP":[5,37],"algorithms":[6],"during":[7],"normal":[8],"operation":[9],"is":[10,40,44,58,72],"vital,":[11],"when":[12],"seeking":[13],"to":[14,53,60],"maximise":[15],"achievable":[17,55],"functionality":[18],"an":[20],"application":[21,64],"within":[22],"peak":[23,92],"power":[24,30,79],"budget.":[25],"A":[26],"system":[27],"level,":[28],"low":[29],"design":[31],"methodology":[32],"for":[33],"FPGA-based,":[34],"variable":[35],"length":[36],"IP":[38],"cores":[39],"presented.":[41],"Algorithmic":[42],"commonality":[43],"identified":[45],"and":[46,97],"resources":[47],"mapped":[48],"with":[49],"a":[50,61,66],"configurable":[51],"datapath,":[52],"increase":[54,68],"functionality.":[56],"It":[57],"applied":[59],"digital":[62],"receiver":[63],"where":[65],"100%":[67],"in":[69,74],"operational":[70],"capacity":[71],"achieved":[73],"certain":[75],"modes":[76],"without":[77],"significant":[78],"or":[80],"area":[81],"budget":[82],"increases.":[83],"Measured":[84],"results":[85],"show":[86],"resulting":[87],"architectures":[88],"requires":[89],"19%":[90],"less":[91],"power,":[93],"33%":[94],"fewer":[95,99],"multipliers":[96],"12%":[98],"slices":[100],"than":[101],"existing":[102],"architectures.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}