{"id":"https://openalex.org/W2140468936","doi":"https://doi.org/10.1109/fpl.2008.4629994","title":"Performance optimization by track swapping on critical paths utilizing random variations for FPGAS","display_name":"Performance optimization by track swapping on critical paths utilizing random variations for FPGAS","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2140468936","doi":"https://doi.org/10.1109/fpl.2008.4629994","mag":"2140468936"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110917693","display_name":"Yuta Sugihara","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Sugihara","raw_affiliation_strings":["Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto"],"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114248164","display_name":"Y. Kume","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Kume","raw_affiliation_strings":["Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto"],"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049656449","display_name":"Kazutoshi Kobayashi","orcid":"https://orcid.org/0000-0002-7139-7274"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kobayashi","raw_affiliation_strings":["Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto"],"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026865951","display_name":"Hidetoshi Onodera","orcid":"https://orcid.org/0000-0001-5198-0668"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Onodera","raw_affiliation_strings":["Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto"],"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering Graduate School of Informatics, Kyoto University, Sakyo, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Dept. of Commun. & Comput. Eng., Kyoto Univ., Kyoto","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110917693"],"corresponding_institution_ids":["https://openalex.org/I22299242"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66180222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"503","last_page":"506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8491336703300476},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6447064876556396},{"id":"https://openalex.org/keywords/track","display_name":"Track (disk drive)","score":0.6360378861427307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6345913410186768},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.564087450504303},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5190487504005432},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5042108297348022},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4841407239437103},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.478930801153183},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.44686949253082275},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4370889365673065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34746208786964417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19774502515792847},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12164822220802307},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10769423842430115},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0864880383014679}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8491336703300476},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6447064876556396},{"id":"https://openalex.org/C89992363","wikidata":"https://www.wikidata.org/wiki/Q5961558","display_name":"Track (disk drive)","level":2,"score":0.6360378861427307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6345913410186768},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.564087450504303},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5190487504005432},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5042108297348022},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4841407239437103},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.478930801153183},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.44686949253082275},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4370889365673065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34746208786964417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19774502515792847},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12164822220802307},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10769423842430115},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0864880383014679},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1991353737","https://openalex.org/W2061905649","https://openalex.org/W2076729972","https://openalex.org/W2088755236","https://openalex.org/W2096227207","https://openalex.org/W2126460975","https://openalex.org/W2139637699","https://openalex.org/W2150098004","https://openalex.org/W2154776455"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"Since":[0],"FPGAs":[1,79],"in":[2],"future":[3],"deep":[4,37],"sub-micron":[5],"processes":[6],"will":[7],"suffer":[8],"from":[9,46],"drastic":[10],"speed":[11,166],"and":[12,118,170],"yield":[13,173],"losses":[14],"caused":[15],"by":[16,145,156],"device":[17,45],"variations,":[18],"we":[19,64,75,128],"propose":[20],"variation-aware":[21],"reconfiguration":[22],"that":[23,96,113],"utilizes":[24],"these":[25],"variations":[26,33,184],"for":[27,40,137],"performance":[28,41,154],"enhancement.":[29],"To":[30],"utilize":[31],"random":[32,183],"on":[34,57,133,153],"a":[35,47,66,105,130,134],"current":[36],"submicron":[38],"process":[39],"enhancement,":[42],"optimizing":[43],"each":[44,87],"common":[48,81],"configuration":[49,82,85],"is":[50,89,168,175,185],"better":[51],"than":[52],"producing":[53],"optimized":[54,90],"configurations":[55],"based":[56],"detailed":[58],"measurement":[59],"results.":[60],"In":[61,123],"this":[62],"paper":[63],"apply":[65],"track":[67,125,132,140,158],"swapping":[68,126,159],"procedure":[69],"to":[70,91,160],"critical":[71,94,106,121,135],"path":[72,107,136],"reconfiguration.":[73],"First,":[74],"configure":[76],"all":[77],"fabricated":[78],"with":[80,148],"data.":[83],"The":[84,102,164],"of":[86,104,181],"die":[88],"reroute":[92],"the":[93,124,138,171,178,182],"paths":[95,117],"do":[97],"not":[98],"satisfy":[99],"timing":[100],"specifications.":[101],"rerouting":[103],"usually":[108],"causes":[109],"serious":[110],"topology":[111,143],"changes":[112,144],"may":[114],"prolong":[115],"other":[116],"create":[119],"new":[120],"paths.":[122],"procedure,":[127],"swap":[129],"wire":[131],"adjacent":[139],"without":[141],"any":[142],"switching":[146],"blocks":[147],"more":[149],"flexibility.":[150],"We":[151],"experiment":[152],"enhancement":[155,167,174],"applying":[157],"LGSynth93":[161],"benchmark":[162],"circuits.":[163],"average":[165,172],"2.45%,":[169],"32.7%":[176],"when":[177],"standard":[179],"deviation":[180],"10.0%.":[186]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}