{"id":"https://openalex.org/W2130748623","doi":"https://doi.org/10.1109/fpl.2008.4629987","title":"Direct sigma-delta modulated signal processing in FPGA","display_name":"Direct sigma-delta modulated signal processing in FPGA","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2130748623","doi":"https://doi.org/10.1109/fpl.2008.4629987","mag":"2130748623"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012733942","display_name":"Chiu\u2010Wa Ng","orcid":null},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Chiu-Wa Ng","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","[Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I889458895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072120057","display_name":"Ngai Wong","orcid":"https://orcid.org/0000-0002-3026-0108"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ngai Wong","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","[Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I889458895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020581824","display_name":"Hayden Kwok\u2010Hay So","orcid":"https://orcid.org/0000-0002-6514-0237"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Hayden Kwok-Hay So","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I889458895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026544905","display_name":"Tung\u2010Sang Ng","orcid":null},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tung-Sang Ng","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","[Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I889458895"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012733942"],"corresponding_institution_ids":["https://openalex.org/I889458895"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63902708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"475","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8185137510299683},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8095229864120483},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7991071939468384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7008621692657471},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.46660587191581726},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42916372418403625},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41775667667388916},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39866864681243896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32635343074798584},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.17990761995315552},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10318535566329956},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09165459871292114}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8185137510299683},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8095229864120483},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7991071939468384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7008621692657471},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.46660587191581726},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42916372418403625},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41775667667388916},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39866864681243896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32635343074798584},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.17990761995315552},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10318535566329956},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09165459871292114},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2008.4629987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.564.7773","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.564.7773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eee.hku.hk/~hso/Publications/cwng_fpl08.pdf","raw_type":"text"},{"id":"pmh:oai:hub.hku.hk:10722/61965","is_oa":false,"landing_page_url":"http://hdl.handle.net/10722/61965","pdf_url":null,"source":{"id":"https://openalex.org/S4377196271","display_name":"The HKU Scholars Hub (University of Hong Kong)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I889458895","host_organization_name":"University of Hong Kong","host_organization_lineage":["https://openalex.org/I889458895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference_Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W1510505207","https://openalex.org/W1531446014","https://openalex.org/W1589095842","https://openalex.org/W1835351404","https://openalex.org/W1972959261","https://openalex.org/W2032152253","https://openalex.org/W2109208092","https://openalex.org/W2114207671","https://openalex.org/W6630622304"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2070707130","https://openalex.org/W2109547927","https://openalex.org/W2055066428"],"abstract_inverted_index":{"The":[0],"effectiveness":[1],"of":[2,14,26,69,81,97],"implementing":[3],"bit-stream":[4],"signal":[5],"processing":[6],"(BSSP)":[7],"multiplier":[8,72,106],"circuits":[9],"in":[10,12,57,79],"FPGAs,":[11],"terms":[13,80],"hardware":[15],"resources":[16],"and":[17],"clock":[18],"frequency,":[19],"is":[20,39,48,73,91,101],"presented.":[21],"In":[22],"particular,":[23],"the":[24,67],"result":[25],"realizing":[27],"BSSP":[28,58,71,105],"multipliers":[29,78],"on":[30],"FPGA":[31],"architectures":[32,42,51],"that":[33,43,50,93],"utilize":[34,44],"6-input":[35,53],"lookup":[36],"tables":[37],"(LUTs)":[38],"compared":[40,74],"against":[41,75],"4-input":[45],"LUTs.":[46],"It":[47],"found":[49,92],"featuring":[52],"LUTs":[54],"suit":[55],"well":[56],"applications":[59],"where":[60],"wide":[61],"combinatorial":[62],"paths":[63],"are":[64],"common.":[65],"Furthermore,":[66],"performance":[68],"a":[70,86,104],"conventional":[76],"parallel":[77,110],"LUT":[82],"resource":[83,88],"requirements.":[84],"For":[85],"given":[87],"requirement,":[89],"it":[90],"an":[94],"over-sampling":[95],"ratio":[96],"less":[98],"than":[99],"32":[100],"required":[102],"for":[103],"to":[107],"outperform":[108],"its":[109],"counterpart.":[111]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}