{"id":"https://openalex.org/W2141275605","doi":"https://doi.org/10.1109/fpl.2008.4629981","title":"An ILP formulation for architectural synthesis and application mapping on FPGA-based hybrid multi-processor SOC","display_name":"An ILP formulation for architectural synthesis and application mapping on FPGA-based hybrid multi-processor SOC","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2141275605","doi":"https://doi.org/10.1109/fpl.2008.4629981","mag":"2141275605"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113683526","display_name":"Jason Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]},{"id":"https://openalex.org/I165143802","display_name":"The University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Jason Wu","raw_affiliation_strings":["School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","[Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, QLD]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"]},{"raw_affiliation_string":"[Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, QLD]","institution_ids":["https://openalex.org/I165143802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014870940","display_name":"John Williams","orcid":"https://orcid.org/0000-0002-2528-1502"},"institutions":[{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]},{"id":"https://openalex.org/I165143802","display_name":"The University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"John Williams","raw_affiliation_strings":["School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","[Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, QLD]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"]},{"raw_affiliation_string":"[Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, QLD]","institution_ids":["https://openalex.org/I165143802"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050570259","display_name":"Neil Bergmann","orcid":"https://orcid.org/0000-0001-6279-1053"},"institutions":[{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]},{"id":"https://openalex.org/I165143802","display_name":"The University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Neil Bergmann","raw_affiliation_strings":["School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","[Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, QLD]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, QLD, Australia","institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"]},{"raw_affiliation_string":"[Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, QLD]","institution_ids":["https://openalex.org/I165143802"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3758,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.54740958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"451","last_page":"454"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8602848052978516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7701146602630615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6452218294143677},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6070336103439331},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5798059105873108},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.562190592288971},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5498077273368835},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5056161880493164},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4726406931877136},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.46388134360313416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4243796169757843},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.37432265281677246},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24167758226394653},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19242343306541443},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15329241752624512},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.11719542741775513}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8602848052978516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7701146602630615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6452218294143677},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6070336103439331},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5798059105873108},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.562190592288971},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5498077273368835},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5056161880493164},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4726406931877136},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.46388134360313416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4243796169757843},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.37432265281677246},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24167758226394653},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19242343306541443},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15329241752624512},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.11719542741775513},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W3116777825","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W3043614744","https://openalex.org/W2124403023","https://openalex.org/W1970446888"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"ILP":[6,64],"formulation":[7,65],"to":[8,11,39],"assist":[9],"designers":[10],"identify":[12],"the":[13,37,54,67,72],"architectural":[14],"design,":[15],"binding":[16],"schema":[17],"and":[18,32],"scheduling":[19],"algorithm":[20],"while":[21],"satisfying":[22],"physical":[23],"constraints":[24],"such":[25],"as":[26],"available":[27],"logic":[28,42],"resources,":[29],"computation":[30],"time":[31],"memory":[33],"usage":[34],"used.":[35],"Directing":[36],"solver":[38],"optimise":[40],"for":[41],"usage,":[43],"execution":[44],"time,":[45],"or":[46],"other":[47],"parameters":[48],"allows":[49],"ease":[50],"of":[51,53,74],"exploration":[52,69],"design":[55,68],"space.":[56],"This":[57],"case":[58],"study":[59],"shows":[60],"how":[61],"a":[62],"proposed":[63],"solves":[66],"problem":[70],"in":[71],"domain":[73],"FPGA-based":[75],"MPSoC":[76],"design.":[77]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}