{"id":"https://openalex.org/W2113739482","doi":"https://doi.org/10.1109/fpl.2008.4629971","title":"Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers","display_name":"Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2113739482","doi":"https://doi.org/10.1109/fpl.2008.4629971","mag":"2113739482"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060712514","display_name":"Hagen G\u00e4dke","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Hagen Gadke","raw_affiliation_strings":["Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany","Integrated Circuit Design, Tech. Univ. Braunschweig, Braunschweig"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Circuit Design, Tech. Univ. Braunschweig, Braunschweig","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050993197","display_name":"Florian Stock","orcid":"https://orcid.org/0000-0001-9411-0267"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Stock","raw_affiliation_strings":["Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]},{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Integrated Circuit Design (E.I.S.), Technische Universit\u00e4at Braunschweig, Germany","Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design (E.I.S.), Technische Universit\u00e4at Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060712514"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":2.0797,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.88259582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"403","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8691621422767639},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6138222217559814},{"id":"https://openalex.org/keywords/intermediate-language","display_name":"Intermediate language","score":0.4837648868560791},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.47334814071655273},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4427969753742218},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3812108039855957},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1963810920715332}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8691621422767639},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6138222217559814},{"id":"https://openalex.org/C77660490","wikidata":"https://www.wikidata.org/wiki/Q244916","display_name":"Intermediate language","level":3,"score":0.4837648868560791},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.47334814071655273},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4427969753742218},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3812108039855957},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1963810920715332}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W151432281","https://openalex.org/W1515448847","https://openalex.org/W1534066665","https://openalex.org/W1555915743","https://openalex.org/W1586207894","https://openalex.org/W1974169079","https://openalex.org/W1982205631","https://openalex.org/W2009911326","https://openalex.org/W2048167605","https://openalex.org/W2097048259","https://openalex.org/W2097699872","https://openalex.org/W2099375606","https://openalex.org/W2102582914","https://openalex.org/W2110078874","https://openalex.org/W2131135493","https://openalex.org/W2144344516","https://openalex.org/W2293374899","https://openalex.org/W2399266092","https://openalex.org/W3030068990","https://openalex.org/W6631051723","https://openalex.org/W6635457298","https://openalex.org/W6674565536"],"related_works":["https://openalex.org/W2115140794","https://openalex.org/W2932089593","https://openalex.org/W2064538205","https://openalex.org/W2071213483","https://openalex.org/W2469514515","https://openalex.org/W1591838558","https://openalex.org/W2391715591","https://openalex.org/W2571742053","https://openalex.org/W2117172491","https://openalex.org/W2156731210"],"abstract_inverted_index":{"Control-memory-data":[0],"flow":[1],"graphs":[2],"(CMDFGs)":[3],"are":[4],"a":[5,35],"unified":[6],"intermediate":[7],"representation":[8],"for":[9,28],"compiling":[10],"high-level":[11],"languages":[12],"onto":[13],"reconfigurable":[14],"adaptive":[15],"computing":[16],"systems.":[17],"We":[18],"present":[19],"both":[20],"their":[21],"initial":[22],"construction":[23],"as":[24,26],"well":[25],"transformations":[27],"parallel":[29],"memory":[30],"accesses.":[31],"The":[32],"impact":[33],"on":[34,47],"number":[36],"of":[37,45],"applications":[38],"is":[39],"examined,":[40],"also":[41],"considering":[42],"the":[43],"effect":[44],"caches":[46],"acceleration":[48],"efficiency.":[49]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}