{"id":"https://openalex.org/W2050474710","doi":"https://doi.org/10.1109/fpl.2008.4629965","title":"Generation of partial FPGA configurations at run-time","display_name":"Generation of partial FPGA configurations at run-time","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2050474710","doi":"https://doi.org/10.1109/fpl.2008.4629965","mag":"2050474710"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038072871","display_name":"Miguel L. Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210125590","display_name":"Institute for Systems Engineering and Computers","ror":"https://ror.org/033wn8m60","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Miguel L. Silva","raw_affiliation_strings":["INESC Porto, Faculdade de Engenharia, Universidade do Porto, Porto, Portugal","DEEC, Univ. do Porto, Porto"],"affiliations":[{"raw_affiliation_string":"INESC Porto, Faculdade de Engenharia, Universidade do Porto, Porto, Portugal","institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210125590"]},{"raw_affiliation_string":"DEEC, Univ. do Porto, Porto","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107062770","display_name":"Jo\u00e3o Canas Ferreira","orcid":"https://orcid.org/0000-0001-7471-3888"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Joao Canas Ferreira","raw_affiliation_strings":["DEEC, Faculdade de Engenharia, Universidade do Porto, Porto, Portugal","INESC Porto, Faculdade de Engenharia Universidade do Porto, Rua Dr. Roberto Frias, 4200-465, Portugal"],"affiliations":[{"raw_affiliation_string":"DEEC, Faculdade de Engenharia, Universidade do Porto, Porto, Portugal","institution_ids":["https://openalex.org/I182534213"]},{"raw_affiliation_string":"INESC Porto, Faculdade de Engenharia Universidade do Porto, Rua Dr. Roberto Frias, 4200-465, Portugal","institution_ids":["https://openalex.org/I182534213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038072871"],"corresponding_institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210125590"],"apc_list":null,"apc_paid":null,"fwci":3.1195,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91905578,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"3203","issue":null,"first_page":"367","last_page":"372"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.9237791299819946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8334815502166748},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7496423125267029},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6920349597930908},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6140140891075134},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.5961294174194336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5292496085166931},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4609428644180298},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.43085533380508423},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22959405183792114},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.19426628947257996},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.09733226895332336},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0755111575126648}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.9237791299819946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8334815502166748},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7496423125267029},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6920349597930908},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6140140891075134},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.5961294174194336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5292496085166931},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4609428644180298},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.43085533380508423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22959405183792114},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.19426628947257996},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.09733226895332336},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0755111575126648},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W73629738","https://openalex.org/W1587494897","https://openalex.org/W1978374945","https://openalex.org/W2028887641","https://openalex.org/W2029850906","https://openalex.org/W2068041061","https://openalex.org/W2078493994","https://openalex.org/W2082507415","https://openalex.org/W2093864534","https://openalex.org/W2097635884","https://openalex.org/W2111721717","https://openalex.org/W2116345141","https://openalex.org/W2119314505","https://openalex.org/W2125196836","https://openalex.org/W2129487136","https://openalex.org/W2130193491","https://openalex.org/W2134382506","https://openalex.org/W2144025757","https://openalex.org/W2145622053","https://openalex.org/W2149052212","https://openalex.org/W2149935414","https://openalex.org/W2155071901","https://openalex.org/W2158538599","https://openalex.org/W2163978163","https://openalex.org/W2537817662","https://openalex.org/W3151546682","https://openalex.org/W6634812723","https://openalex.org/W6677750074"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2354823813","https://openalex.org/W2544043553","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W4311839959","https://openalex.org/W2121309702","https://openalex.org/W2009741039"],"abstract_inverted_index":{"The":[0,31],"paper":[1],"presents":[2],"amethod":[3],"for":[4,9,111],"generating":[5],"partial":[6,25,109],"bitstreams":[7,26],"on-line":[8],"use":[10],"in":[11],"systems":[12],"with":[13,83,92,97],"run-time":[14,22,107],"reconfigurable":[15],"FPGAs.":[16],"Bitstream":[17],"creation":[18,79],"is":[19],"performed":[20,82],"at":[21,106],"by":[23,42],"merging":[24],"from":[27,44],"individual":[28],"component":[29],"modules.":[30],"process":[32,103],"includes":[33],"the":[34,40,69,102,114],"capability":[35],"to":[36,80],"create":[37],"connections":[38],"between":[39],"modules":[41,59],"selection":[43],"a":[45,62,89,93,98,108],"set":[46,64],"of":[47,58,65,71,104,113],"routes":[48],"found":[49],"during":[50],"an":[51],"off-line":[52],"pre-processing":[53],"step.":[54],"Placement":[55],"and":[56],"interconnection":[57],"must":[60],"follow":[61],"precise":[63],"rules.":[66],"While":[67],"restricting":[68],"number":[70],"possible":[72],"module":[73],"arrangements,":[74],"this":[75],"approach":[76],"allows":[77],"bitstream":[78,110],"be":[81],"relatively":[84],"few":[85],"computational":[86],"resources.":[87],"Using":[88],"demonstration":[90],"system":[91],"Virtex-II":[94],"Pro":[95],"FPGA":[96],"PowerPC":[99],"405":[100],"CPU,":[101],"creating":[105],"22%":[112],"device":[115],"area":[116],"takes":[117],"24ms.":[118]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}