{"id":"https://openalex.org/W2016126232","doi":"https://doi.org/10.1109/fpl.2008.4629959","title":"SPP1148 booth: Seamless design flow for reconfigurable systems","display_name":"SPP1148 booth: Seamless design flow for reconfigurable systems","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2016126232","doi":"https://doi.org/10.1109/fpl.2008.4629959","mag":"2016126232"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035769735","display_name":"Andreas Schallenberg","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Andreas Schallenberg","raw_affiliation_strings":["Carl von Ossietzky University\uc2a0of\uc2a0Oldenburg, Germany","Carl von Ossietzky Univ., Oldenburg"],"affiliations":[{"raw_affiliation_string":"Carl von Ossietzky University\uc2a0of\uc2a0Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]},{"raw_affiliation_string":"Carl von Ossietzky Univ., Oldenburg","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110191210","display_name":"Achim Rettberg","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]},{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Achim Rettberg","raw_affiliation_strings":["University of Paderborn, Germany","Carl von Ossietzky Univ., Oldenburg"],"affiliations":[{"raw_affiliation_string":"University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Carl von Ossietzky Univ., Oldenburg","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048688572","display_name":"Wolfgang Nebel","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Nebel","raw_affiliation_strings":["Carl von Ossietzky University\uc2a0of\uc2a0Oldenburg, Germany","Carl von Ossietzky Univ., Oldenburg"],"affiliations":[{"raw_affiliation_string":"Carl von Ossietzky University\uc2a0of\uc2a0Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]},{"raw_affiliation_string":"Carl von Ossietzky Univ., Oldenburg","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112207434","display_name":"Franz J. Rammig","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]},{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Franz Rammig","raw_affiliation_strings":["Carl von Ossietzky University\uc2a0of\uc2a0Oldenburg, Germany","[University of Paderborn., Germany]"],"affiliations":[{"raw_affiliation_string":"Carl von Ossietzky University\uc2a0of\uc2a0Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]},{"raw_affiliation_string":"[University of Paderborn., Germany]","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035769735"],"corresponding_institution_ids":["https://openalex.org/I129877168"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05765036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"351","last_page":"351"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9344595670700073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7971396446228027},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7644831538200378},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7261581420898438},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7081248760223389},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7010722756385803},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6631312370300293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5139641165733337},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.4864778220653534},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4571102261543274},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.41462454199790955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11513635516166687},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11089891195297241},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08688443899154663},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.07094022631645203}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9344595670700073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7971396446228027},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7644831538200378},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7261581420898438},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7081248760223389},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7010722756385803},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6631312370300293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5139641165733337},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.4864778220653534},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4571102261543274},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.41462454199790955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11513635516166687},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11089891195297241},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08688443899154663},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.07094022631645203},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2129855745"],"related_works":["https://openalex.org/W2366556084","https://openalex.org/W4245901115","https://openalex.org/W3036411830","https://openalex.org/W1988777083","https://openalex.org/W1555025092","https://openalex.org/W799706496","https://openalex.org/W4200122249","https://openalex.org/W2137740905","https://openalex.org/W2170799272","https://openalex.org/W2371294178"],"abstract_inverted_index":{"Today,":[0],"using":[1],"dynamic":[2],"partial":[3,28,53],"reconfiguration":[4,54],"of":[5,39],"FPGAs":[6],"leads":[7],"to":[8,78],"a":[9,21,74],"longer":[10],"and":[11,24,36,63,71],"less":[12],"predictable":[13],"design":[14,34],"cycle.":[15],"To":[16],"improve":[17],"this,":[18],"we":[19],"developed":[20],"modelling,":[22,69],"simulation,":[23],"synthesis":[25],"framework":[26],"for":[27],"reconfiguration,":[29],"named":[30],"OSSS+R.":[31],"It":[32,57],"reduces":[33],"time":[35],"hides":[37],"some":[38],"the":[40,46,49],"complexity.":[41],"The":[42],"tool":[43],"PART-E":[44],"integrates":[45],"results":[47],"into":[48],"Xilinx":[50],"early":[51],"access":[52],"(EAPR)":[55],"flow.":[56],"eases":[58],"floorplanning,":[59],"bus":[60],"macro":[61],"instantiation,":[62],"bitstream":[64],"generation.":[65],"We":[66],"show":[67],"OSSS+R":[68],"simulation":[70],"Part-E":[72],"in":[73],"hands-on":[75],"fashion.":[76],"Synthesis":[77],"VHDL":[79],"is":[80],"demonstrated,":[81],"too.":[82]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}