{"id":"https://openalex.org/W2162802294","doi":"https://doi.org/10.1109/fpl.2008.4629948","title":"Shared reconfigurable architectures for CMPS","display_name":"Shared reconfigurable architectures for CMPS","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2162802294","doi":"https://doi.org/10.1109/fpl.2008.4629948","mag":"2162802294"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007308975","display_name":"Matthew A. Watkins","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Matthew A. Watkins","raw_affiliation_strings":["Computer Systems Laboratory, Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037098699","display_name":"Mark J. Cianchetti","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark J. Cianchetti","raw_affiliation_strings":["Computer Systems Laboratory, Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009386140","display_name":"David H. Albonesi","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David H. Albonesi","raw_affiliation_strings":["Computer Systems Laboratory, Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007308975"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":2.7556,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.91558884,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"5683","issue":null,"first_page":"299","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6945710182189941},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5300324559211731},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4564391076564789},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4425158202648163},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4254770278930664},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42405372858047485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4188231825828552},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.41068148612976074},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38112711906433105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32534509897232056},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22127509117126465},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11839115619659424}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6945710182189941},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5300324559211731},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4564391076564789},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4425158202648163},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4254770278930664},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42405372858047485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4188231825828552},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.41068148612976074},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38112711906433105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32534509897232056},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22127509117126465},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11839115619659424},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2008.4629948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.568.4653","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.568.4653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csl.cornell.edu/~albonesi/research/papers/fpl08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1964761923","https://openalex.org/W1973127083","https://openalex.org/W1974169079","https://openalex.org/W1977462696","https://openalex.org/W1977850862","https://openalex.org/W2090068045","https://openalex.org/W2098129944","https://openalex.org/W2099708455","https://openalex.org/W2102387714","https://openalex.org/W2103518090","https://openalex.org/W2105680229","https://openalex.org/W2107923684","https://openalex.org/W2111578721","https://openalex.org/W2117285153","https://openalex.org/W2117493063","https://openalex.org/W2117520286","https://openalex.org/W2121696621","https://openalex.org/W2134131177","https://openalex.org/W2135050419","https://openalex.org/W2136179493","https://openalex.org/W2137570657","https://openalex.org/W2148911285","https://openalex.org/W2156274518","https://openalex.org/W2163916557","https://openalex.org/W2164939754","https://openalex.org/W2165099691","https://openalex.org/W2169601811","https://openalex.org/W2170256087","https://openalex.org/W4206412226","https://openalex.org/W4231183338","https://openalex.org/W4234479839","https://openalex.org/W4235990555","https://openalex.org/W4250486818","https://openalex.org/W4252466729","https://openalex.org/W6644631221","https://openalex.org/W6675224354"],"related_works":["https://openalex.org/W1485627940","https://openalex.org/W2995926156","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W2513111423","https://openalex.org/W1598943142","https://openalex.org/W2145701142","https://openalex.org/W2229520822","https://openalex.org/W2104427113","https://openalex.org/W2104020799"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"reconfigurable":[3,20,93],"architectures":[4],"suitable":[5],"for":[6],"chip":[7],"multiprocessors":[8],"(CMPs).":[9],"Prior":[10],"research":[11],"has":[12],"established":[13],"that":[14,52,96,117],"augmenting":[15],"a":[16,64,112],"conventional":[17],"processor":[18],"with":[19],"logic":[21,56],"can":[22],"dramatically":[23],"improve":[24],"the":[25,130,136],"performance":[26,80,122],"of":[27,54,91,135],"certain":[28],"application":[29],"classes,":[30],"but":[31],"this":[32],"comes":[33],"at":[34],"non-trivial":[35],"power":[36,72,134],"and":[37,44,71,107,132],"area":[38,131],"costs.":[39],"Given":[40],"substantial":[41],"observed":[42],"time":[43],"space":[45],"differences":[46],"in":[47,111],"fabric":[48,74,94,101,137],"usage,":[49],"we":[50,118],"propose":[51,105],"pools":[53],"programmable":[55],"should":[57],"be":[58],"shared":[59,66,109],"among":[60],"multiple":[61],"cores.":[62],"While":[63],"common":[65],"pool":[67],"is":[68],"more":[69],"compact":[70],"efficient,":[73],"conflicts":[75],"may":[76],"lead":[77],"to":[78,83,100,125],"large":[79],"losses":[81],"relative":[82],"per-core":[84],"private":[85,126],"fabrics.":[86],"We":[87,103],"identify":[88],"particular":[89],"characteristics":[90],"past":[92],"designs":[95],"are":[97],"particularly":[98],"amenable":[99],"sharing.":[102],"then":[104],"spatially":[106],"temporally":[108],"fabrics":[110],"CMP.":[113],"The":[114],"sharing":[115],"policies":[116],"devise":[119],"incur":[120],"negligible":[121],"loss":[123],"compared":[124],"fabrics,":[127],"while":[128],"cutting":[129],"peak":[133],"by":[138],"4X.":[139]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}