{"id":"https://openalex.org/W2149882772","doi":"https://doi.org/10.1109/fpl.2008.4629941","title":"Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip","display_name":"Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2149882772","doi":"https://doi.org/10.1109/fpl.2008.4629941","mag":"2149882772"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079976204","display_name":"M. Shelburne","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Shelburne","raw_affiliation_strings":["Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109675287","display_name":"Cameron Patterson","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Patterson","raw_affiliation_strings":["Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111933984","display_name":"Peter Athanas","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Athanas","raw_affiliation_strings":["Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087483970","display_name":"Mary Elizabeth Jones","orcid":"https://orcid.org/0000-0001-6225-2164"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Jones","raw_affiliation_strings":["Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008106797","display_name":"B. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Martin","raw_affiliation_strings":["Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113741973","display_name":"R. Fong","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Fong","raw_affiliation_strings":["Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical & Computer Engineering, Configurable Computing Laboratory, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5079976204"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":3.2995,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92925082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.828846275806427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7188814282417297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6474652290344238},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5651583671569824},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5356829166412354},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5032491087913513},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.47527116537094116},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43959182500839233},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42882731556892395},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33060330152511597},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3216119110584259},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25534874200820923},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11890974640846252}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.828846275806427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7188814282417297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6474652290344238},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5651583671569824},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5356829166412354},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5032491087913513},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.47527116537094116},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43959182500839233},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42882731556892395},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33060330152511597},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3216119110584259},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25534874200820923},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11890974640846252},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1591200749","https://openalex.org/W2084478983","https://openalex.org/W2096856647","https://openalex.org/W2108727674","https://openalex.org/W2120066153","https://openalex.org/W2123184444","https://openalex.org/W4254440925","https://openalex.org/W6635356450"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2746234147"],"abstract_inverted_index":{"While":[0],"there":[1],"have":[2,13],"been":[3],"many":[4,60],"reported":[5],"implementations":[6],"of":[7,53],"networks-on-chip":[8],"(NoCs)":[9],"on":[10,21,28,51],"FPGAs,":[11],"they":[12],"not":[14],"seen":[15],"the":[16,36,44,54,81],"same":[17],"acceptance":[18],"as":[19,95],"NoCs":[20],"ASICs.":[22],"One":[23],"reason":[24],"is":[25,31,87,113],"that":[26,80],"communication":[27],"an":[29,104],"FPGA":[30,83],"already":[32,66],"costly":[33],"due":[34],"to":[35,115],"die":[37],"resources":[38],"and":[39,112],"time":[40],"delays":[41],"inherent":[42],"in":[43,73],"reconfigurable":[45,55],"structure.":[46],"Layering":[47],"another":[48],"general-purpose":[49],"network":[50,56,71],"top":[52],"simply":[57],"incurs":[58],"too":[59],"performance":[61],"penalties.":[62],"There":[63],"is,":[64],"however,":[65],"a":[67,76,96,117],"largely":[68],"unused,":[69],"global":[70],"available":[72],"FPGAs.":[74],"As":[75],"proof-of-concept,":[77],"we":[78],"demonstrate":[79],"Xilinx":[82],"configuration":[84,108],"circuitry,":[85],"which":[86],"normally":[88],"idle":[89],"during":[90],"system":[91],"operation,":[92],"can":[93],"function":[94],"relatively":[97],"high-performance":[98],"NoC.":[99],"MetaWire":[100],"performs":[101],"transfers":[102],"through":[103],"overclocked":[105],"Virtex-4":[106],"internal":[107],"access":[109],"port":[110],"(ICAP)":[111],"shown":[114],"provide":[116],"bandwidth":[118],"exceeding":[119],"200":[120],"MBytes/sec.":[121]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}