{"id":"https://openalex.org/W2162969296","doi":"https://doi.org/10.1109/fpl.2008.4629937","title":"A technique for minimizing power during FPGA placement","display_name":"A technique for minimizing power during FPGA placement","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2162969296","doi":"https://doi.org/10.1109/fpl.2008.4629937","mag":"2162969296"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005615652","display_name":"Kristofer Vorwerk","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kristofer Vorwerk","raw_affiliation_strings":["Actel Corporation, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110268073","display_name":"Madhu Raman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Madhu Raman","raw_affiliation_strings":["Actel Corporation, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056467199","display_name":"Julien Dunoyer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Julien Dunoyer","raw_affiliation_strings":["Actel Corporation, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113695587","display_name":"Yaun-chung Hsu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yaun-chung Hsu","raw_affiliation_strings":["Actel Corporation, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111625464","display_name":"Arun Kundu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arun Kundu","raw_affiliation_strings":["Actel Corporation, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007026340","display_name":"Andrew Kennings","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew Kennings","raw_affiliation_strings":["Actel Corporation, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.708742618560791},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5639357566833496},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5348872542381287},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5250896215438843},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4592234492301941},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.370668888092041},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3068937063217163}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.708742618560791},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5639357566833496},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5348872542381287},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5250896215438843},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4592234492301941},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.370668888092041},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3068937063217163},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1480203124","https://openalex.org/W1993072227","https://openalex.org/W2023801945","https://openalex.org/W2095558812","https://openalex.org/W2101356024","https://openalex.org/W2111515250","https://openalex.org/W2139637699","https://openalex.org/W2150499679","https://openalex.org/W2157788721","https://openalex.org/W2161531333","https://openalex.org/W4241249008","https://openalex.org/W4246056576","https://openalex.org/W6628986111"],"related_works":["https://openalex.org/W4231704780","https://openalex.org/W2083794993","https://openalex.org/W352609212","https://openalex.org/W4200340037","https://openalex.org/W1511772879","https://openalex.org/W4379115841","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"This":[0],"paper":[1,118],"considers":[2],"the":[3,66,91,113],"implementation":[4],"of":[5,58,65,87,109],"an":[6],"annealing":[7],"technique":[8,114],"for":[9,23,51],"dynamic":[10,120],"power":[11,71,121],"reduction":[12,69],"in":[13,28,63,70,72,116,131],"FPGAs.":[14],"The":[15,54,80],"proposed":[16],"method":[17],"comprises":[18],"a":[19,29,34,47,73,85,107,128],"power-aware":[20],"objective":[21],"function":[22],"placement":[24],"and":[25,56,77],"is":[26,42],"implemented":[27],"commercial":[30],"tool.":[31],"In":[32],"particular,":[33],"capacitance":[35,49],"model":[36,50],"based":[37],"on":[38,124],"multi-dimensional":[39],"nonlinear":[40],"regression":[41],"described,":[43],"as":[44,46],"well":[45],"new":[48],"global":[52],"nets.":[53],"importance":[55],"advantages":[57],"these":[59],"models":[60],"are":[61,82],"highlighted":[62],"terms":[64],"overall":[67],"attainable":[68],"real,":[74],"commercially-available":[75],"architecture":[76],"tool":[78],"flow.":[79],"results":[81],"quantified":[83],"across":[84,106],"range":[86],"industrial":[88,111],"benchmarks":[89],"targeting":[90],"Actel":[92],"<sup":[93,97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[94,98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">reg</sup>":[95],"IGLOO":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">trade</sup>":[99],"FPGA":[100],"architecture.":[101],"Power":[102],"measurements":[103],"show":[104],"that,":[105],"suite":[108],"120":[110],"designs,":[112],"described":[115],"this":[117],"reduces":[119],"by":[122],"13%":[123],"average,":[125],"with":[126],"only":[127],"1%":[129],"degradation":[130],"timing":[132],"performance.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}