{"id":"https://openalex.org/W4256119502","doi":"https://doi.org/10.1109/fpl.2008.4629928","title":"Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework","display_name":"Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W4256119502","doi":"https://doi.org/10.1109/fpl.2008.4629928"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409523","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018954488","display_name":"\u039a\u03c9\u03bd\u03c3\u03c4\u03b1\u03bd\u03c4\u03af\u03bd\u03bf\u03c2 \u039c\u03b1\u03c3\u03c3\u03ad\u03bb\u03bf\u03c2","orcid":"https://orcid.org/0000-0001-9311-4696"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Konstantinos Masselos","raw_affiliation_strings":["Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Peter Y.K. Cheung","raw_affiliation_strings":["University of Peloponnese, Tripoli, Greece"],"affiliations":[{"raw_affiliation_string":"University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100409523"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.23751262,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74946149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"29","issue":null,"first_page":"179","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8410123586654663},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7933399677276611},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7051544785499573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6481336355209351},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6212741136550903},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5887124538421631},{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.547478973865509},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47619760036468506},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42401760816574097},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4228164851665497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3523898124694824}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8410123586654663},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7933399677276611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7051544785499573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6481336355209351},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6212741136550903},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5887124538421631},{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.547478973865509},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47619760036468506},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42401760816574097},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4228164851665497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3523898124694824},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W115216132","https://openalex.org/W1972143438","https://openalex.org/W2029779044","https://openalex.org/W2038198320","https://openalex.org/W2077805988","https://openalex.org/W2103657804","https://openalex.org/W2119694072","https://openalex.org/W2146852595","https://openalex.org/W2168361026","https://openalex.org/W2182510773","https://openalex.org/W2536620281","https://openalex.org/W2616606052","https://openalex.org/W3010246015","https://openalex.org/W4249647998","https://openalex.org/W4250589301","https://openalex.org/W6678039995"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2269990635","https://openalex.org/W4312985392","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W4313484792","https://openalex.org/W4281784598","https://openalex.org/W2921149022","https://openalex.org/W2108242004","https://openalex.org/W2548514518"],"abstract_inverted_index":{"A":[0],"geometric":[1],"programming":[2],"framework":[3,63],"is":[4],"proposed":[5],"in":[6,25],"this":[7,62],"paper":[8],"to":[9,64,91],"automate":[10],"exploration":[11],"of":[12,17,28],"the":[13,26,34,47,77,85,99],"design":[14],"space":[15],"consisting":[16],"data":[18,37,104],"reuse":[19,38,105],"(buffering)":[20],"exploitation":[21],"and":[22,39,42,87,106],"loop-level":[23],"parallelization,":[24],"context":[27],"FPGA-targeted":[29],"hardware":[30],"compilation.":[31],"We":[32],"expose":[33],"dependence":[35],"between":[36],"data-level":[40],"parallelization":[41],"explore":[43],"both":[44],"problems":[45],"under":[46],"on-chip":[48,74],"memory":[49,75],"constraint":[50],"for":[51],"performance-optimal":[52,79],"designs":[53,80],"within":[54],"a":[55],"single":[56],"optimization":[57],"step.":[58],"Results":[59],"from":[60],"applying":[61],"several":[65],"real":[66],"benchmarks":[67],"demonstrate":[68],"that":[69,101],"given":[70],"different":[71],"constraints":[72],"on":[73],"utilization,":[76],"corresponding":[78],"are":[81],"automatically":[82],"determined":[83],"by":[84],"framework,":[86],"performance":[88],"improvements":[89],"up":[90],"4.7":[92],"times":[93],"have":[94],"been":[95],"achieved":[96],"compared":[97],"with":[98],"method":[100],"first":[102],"explores":[103],"then":[107],"performs":[108],"parallelization.":[109]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}