{"id":"https://openalex.org/W2140004291","doi":"https://doi.org/10.1109/fpl.2008.4629926","title":"Loop unrolling and shifting for reconfigurable architectures","display_name":"Loop unrolling and shifting for reconfigurable architectures","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2140004291","doi":"https://doi.org/10.1109/fpl.2008.4629926","mag":"2140004291"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041707716","display_name":"Ozana Silvia Dragomir","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Ozana Silvia Dragomir","raw_affiliation_strings":["Computer Engineering, EEMCS, Delft, Netherlands","EEMCS, TU Delft, Delft"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, EEMCS, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"EEMCS, TU Delft, Delft","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Todor Stefanov","raw_affiliation_strings":["Computer Engineering, EEMCS, Delft, Netherlands","EEMCS, TU Delft, Delft"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, EEMCS, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"EEMCS, TU Delft, Delft","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058128591","display_name":"Koen Bertels","orcid":"https://orcid.org/0000-0001-9310-4885"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Koen Bertels","raw_affiliation_strings":["Computer Engineering, EEMCS, Delft, Netherlands","EEMCS, TU Delft, Delft"],"affiliations":[{"raw_affiliation_string":"Computer Engineering, EEMCS, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"EEMCS, TU Delft, Delft","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041707716"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.6907,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77336254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.9841738939285278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8732549548149109},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6804227828979492},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.5983225107192993},{"id":"https://openalex.org/keywords/loop-fusion","display_name":"Loop fusion","score":0.5643118619918823},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5557526350021362},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5525271892547607},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5167057514190674},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5149122476577759},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5140525102615356},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.4758871793746948},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.43376946449279785},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.42465710639953613},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.423308789730072},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27756595611572266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2075914442539215},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16523319482803345},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.07940426468849182}],"concepts":[{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.9841738939285278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8732549548149109},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6804227828979492},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.5983225107192993},{"id":"https://openalex.org/C82653869","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fusion","level":3,"score":0.5643118619918823},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5557526350021362},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5525271892547607},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5167057514190674},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5149122476577759},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5140525102615356},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.4758871793746948},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.43376946449279785},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.42465710639953613},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.423308789730072},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27756595611572266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2075914442539215},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16523319482803345},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.07940426468849182},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2008.4629926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.4885","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.4885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1568_740_OSDragomir_FPL08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1497692509","https://openalex.org/W1519318824","https://openalex.org/W1579143178","https://openalex.org/W1718611749","https://openalex.org/W1723902394","https://openalex.org/W2036673855","https://openalex.org/W2097265665","https://openalex.org/W2098515772","https://openalex.org/W2116304229","https://openalex.org/W2146188244","https://openalex.org/W2150169293","https://openalex.org/W2293225001","https://openalex.org/W4239326162","https://openalex.org/W4252370083","https://openalex.org/W6631256783","https://openalex.org/W6634624825","https://openalex.org/W6637540153","https://openalex.org/W6674708768"],"related_works":["https://openalex.org/W2340721088","https://openalex.org/W4251798485","https://openalex.org/W2122418911","https://openalex.org/W2119560736","https://openalex.org/W1543710109","https://openalex.org/W4232588022","https://openalex.org/W2292256608","https://openalex.org/W2727330431","https://openalex.org/W1993227264","https://openalex.org/W2017719803"],"abstract_inverted_index":{"Loops":[0],"are":[1],"an":[2],"important":[3],"source":[4],"of":[5,72,87],"optimization.":[6],"In":[7,114],"this":[8,120],"paper,":[9],"we":[10,40,118],"propose":[11,41],"a":[12,23,123],"new":[13],"technique":[14],"for":[15,49],"optimizing":[16],"loops":[17],"that":[18,68],"contain":[19],"kernels":[20],"mapped":[21],"on":[22,46,79,91,97,105],"reconfigurable":[24,50],"fabric.":[25],"We":[26],"assume":[27],"the":[28,59,64,73,88,101,115,131],"Molen":[29],"machine":[30],"organization":[31],"and":[32,107,111,142],"programming":[33],"paradigm":[34],"as":[35],"our":[36,43],"framework.":[37],"The":[38,93,134],"method":[39,121],"extends":[42],"previous":[44],"work":[45],"loop":[47,65,124,145],"unrolling":[48,54],"architectures":[51],"by":[52],"combining":[53],"with":[55,84],"shifting":[56],"to":[57,122],"relocate":[58],"function":[60],"calls":[61],"contained":[62],"in":[63,69,82],"body":[66],"such":[67],"every":[70],"iteration":[71],"transformed":[74],"loop,":[75],"software":[76,140],"functions":[77],"(running":[78,90],"GPP)":[80],"execute":[81],"parallel":[83],"multiple":[85],"instances":[86],"kernel":[89],"FPGA).":[92],"algorithm":[94],"is":[95,137],"based":[96],"profiling":[98],"information":[99],"about":[100],"kernelpsilas":[102],"execution":[103,141],"times":[104],"GPP":[106],"FPGA,":[108],"memory":[109],"transfers":[110],"area":[112],"utilization.":[113],"experimental":[116],"part,":[117],"apply":[119],"nest":[125],"extracted":[126],"from":[127],"MPEG2":[128],"encoder":[129],"containing":[130],"DCT":[132],"kernel.":[133],"achieved":[135],"speedup":[136],"19.65x":[138],"over":[139,144],"1.8x":[143],"unrolling.":[146]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}