{"id":"https://openalex.org/W2110900356","doi":"https://doi.org/10.1109/fpl.2008.4629921","title":"Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA","display_name":"Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2110900356","doi":"https://doi.org/10.1109/fpl.2008.4629921","mag":"2110900356"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050425828","display_name":"Hoang Le","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hoang Le","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019507310","display_name":"Weirong Jiang","orcid":"https://orcid.org/0000-0002-4884-0848"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weirong Jiang","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050425828"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":3.4445,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92890099,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9596999883651733,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8360793590545654},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6187630891799927},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5743187665939331},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5202799439430237},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5194786787033081},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.4977612793445587},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4972281754016876},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.47952035069465637},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4516366124153137},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4328959882259369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42183905839920044},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4214862585067749},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4131309688091278},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.3139694333076477},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24197939038276672},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14986786246299744},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.11789047718048096}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8360793590545654},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6187630891799927},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5743187665939331},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5202799439430237},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5194786787033081},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.4977612793445587},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4972281754016876},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.47952035069465637},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4516366124153137},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4328959882259369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42183905839920044},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4214862585067749},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4131309688091278},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.3139694333076477},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24197939038276672},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14986786246299744},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.11789047718048096}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2008.4629921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.158.4188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.4188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://halcyon.usc.edu/~pk/prasannawebsite/papers/hle_fpl08.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.564.4950","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.564.4950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cial.csie.ncku.edu.tw/presentation/group_pdf/Scalable High-throughput SRAM-Based Architecture For IP-Lookup Using FPGA.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1960101557","https://openalex.org/W2026164946","https://openalex.org/W2033465079","https://openalex.org/W2081145713","https://openalex.org/W2102840128","https://openalex.org/W2108712752","https://openalex.org/W2109574351","https://openalex.org/W2113675581","https://openalex.org/W2121509440","https://openalex.org/W2130225994","https://openalex.org/W2139494956","https://openalex.org/W2144700548","https://openalex.org/W2160073079","https://openalex.org/W2167041423","https://openalex.org/W4245742100"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W2122026593","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W2481444631"],"abstract_inverted_index":{"Most":[0],"high-speed":[1],"Internet":[2,134],"Protocol":[3],"(IP)":[4],"lookup":[5],"implementations":[6],"use":[7,93,114],"tree":[8],"traversal":[9],"and":[10,25,156],"pipelining.":[11],"However,":[12],"this":[13],"approach":[14],"results":[15],"in":[16,40,127],"inefficient":[17],"memory":[18,24,47],"utilization.":[19],"Due":[20],"to":[21,74,92,96,103,121,132],"available":[22],"on-chip":[23],"pin":[26],"limitations":[27],"of":[28,72,115,118,123,125,142],"FPGAs,":[29],"state-of-the-art":[30],"designs":[31],"on":[32],"FPGAs":[33],"cannot":[34],"support":[35,68],"large":[36],"routing":[37,70,100],"tables":[38,101],"arising":[39],"backbone":[41],"routers.":[42],"Therefore,":[43],"ternary":[44],"content":[45],"addressable":[46],"(TCAM)":[48],"is":[49,79],"widely":[50],"used.":[51],"We":[52],"propose":[53],"a":[54,63,69,109,140],"novel":[55],"SRAM-based":[56],"linear":[57],"pipeline":[58],"architecture,":[59],"named":[60],"DuPI.":[61],"Using":[62],"single":[64],"Virtex-4,":[65],"DuPI":[66],"can":[67,85,138],"table":[71],"up":[73],"228":[75],"K":[76],"prefixes,":[77],"which":[78],"3times":[80],"the":[81],"state-of-the-art.":[82],"Our":[83,149],"architecture":[84],"also":[86,151],"be":[87],"easily":[88],"partitioned,":[89],"so":[90],"as":[91],"external":[94],"SRAM":[95,116],"handle":[97],"even":[98],"larger":[99],"(up":[102],"2":[104],"M":[105],"prefixes),":[106],"while":[107],"maintaining":[108],"324":[110],"MLPS":[111],"throughput.":[112],"The":[113],"(instead":[117],"TCAM)":[119],"leads":[120],"orders":[122],"magnitude":[124],"reduction":[126],"power":[128],"dissipation.":[129],"Employing":[130],"caching":[131],"exploit":[133],"traffic":[135],"locality,":[136],"we":[137],"achieve":[139],"throughput":[141],"1.3":[143],"GLPS":[144],"(billion":[145],"lookups":[146],"per":[147],"second).":[148],"design":[150],"maintains":[152],"packet":[153],"input":[154],"order,":[155],"supports":[157],"in-place":[158],"non-blocking":[159],"route":[160],"updates.":[161]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}