{"id":"https://openalex.org/W2167559539","doi":"https://doi.org/10.1109/fpl.2008.4629915","title":"FPGA family composition and effects of specialized blocks","display_name":"FPGA family composition and effects of specialized blocks","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2167559539","doi":"https://doi.org/10.1109/fpl.2008.4629915","mag":"2167559539"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036265450","display_name":"Pongstorn Maidee","orcid":"https://orcid.org/0000-0001-5838-1772"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pongstorn Maidee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112619956","display_name":"Nagib Hakim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagib Hakim","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036265450"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.339,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67895484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9093595743179321},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7334639430046082},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6156273484230042},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6087703108787537},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5608770847320557},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4784826636314392},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4738074839115143},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41538164019584656},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4137720763683319},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40145015716552734},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2604392468929291},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08377149701118469}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9093595743179321},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7334639430046082},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6156273484230042},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6087703108787537},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5608770847320557},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4784826636314392},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4738074839115143},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41538164019584656},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4137720763683319},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40145015716552734},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2604392468929291},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08377149701118469},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2008.4629915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.143.4759","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.143.4759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umn.edu/users/kia/Papers/2008/fpgasizingfpl08final.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.565.4605","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.565.4605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ann.ece.ufl.edu/courses/eel6935_09spr/papers/FPGA_SpecializedBlocks.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1754982910","https://openalex.org/W1920255781","https://openalex.org/W1969802502","https://openalex.org/W1977850862","https://openalex.org/W1984615619","https://openalex.org/W1985856707","https://openalex.org/W2035626076","https://openalex.org/W2061750459","https://openalex.org/W2061770303","https://openalex.org/W2121767126","https://openalex.org/W2139137322","https://openalex.org/W2156241982","https://openalex.org/W2168219293","https://openalex.org/W4237412416","https://openalex.org/W4241674791"],"related_works":["https://openalex.org/W4253706921","https://openalex.org/W2121819644","https://openalex.org/W4226372077","https://openalex.org/W4239625882","https://openalex.org/W2056812584","https://openalex.org/W2058520863","https://openalex.org/W4378647945","https://openalex.org/W1519183141","https://openalex.org/W3151101169","https://openalex.org/W2903394947"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"have":[4,42],"gained":[5],"wide":[6],"acceptance":[7],"among":[8],"low-":[9],"to":[10,45,82,105,112,116,134,147],"medium-volume":[11],"applications.":[12],"However,":[13,50],"there":[14],"are":[15,66],"gaps":[16],"between":[17],"FPGA":[18,69],"and":[19,27,37,77,100],"custom":[20],"implementations":[21],"in":[22,39,142],"terms":[23],"of":[24,62,74,79,138],"area,":[25],"performance":[26],"power":[28],"consumption.":[29],"In":[30],"recent":[31],"years,":[32],"specialized":[33,80],"blocks":[34,81,141],"-":[35,41],"memories":[36],"multipliers":[38],"particular":[40],"been":[43,55],"shown":[44,146],"help":[46],"reduce":[47,128,148],"this":[48],"gap.":[49],"their":[51],"usefulness":[52],"has":[53],"not":[54],"studied":[56],"formally":[57],"on":[58],"a":[59],"broad":[60],"spectrum":[61],"designs.":[63],"As":[64],"FPGAs":[65,143],"prefabricated,":[67],"an":[68,95,102,113],"family":[70,91,97],"must":[71],"contain":[72],"members":[73],"various":[75],"sizes":[76],"combinations":[78],"satisfy":[83],"diverse":[84],"design":[85],"resource":[86],"requirements.":[87],"We":[88],"formulate":[89],"the":[90,129,154],"selection":[92],"process":[93],"as":[94],"ldquoFPGA":[96],"compositionrdquo":[98],"problem":[99],"propose":[101],"efficient":[103],"algorithm":[104],"solve":[106],"it.":[107],"The":[108,120,136],"technique":[109,126],"was":[110],"applied":[111],"architecture":[114],"similar":[115],"Xilinx":[117],"Virtex":[118],"FPGAs.":[119],"results":[121],"show":[122],"that":[123],"smart":[124],"composition":[125],"can":[127],"expected":[130],"silicon":[131],"area":[132,150],"up":[133],"55%.":[135],"benefit":[137],"providing":[139],"multiplier":[140],"is":[144],"also":[145],"total":[149],"by":[151],"20%":[152],"using":[153],"proposed":[155],"algorithm.":[156]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}