{"id":"https://openalex.org/W2150063395","doi":"https://doi.org/10.1109/fpl.2008.4629912","title":"A scalable computing and memory architecture for variable block size motion estimation on Field-Programmable Gate Arrays","display_name":"A scalable computing and memory architecture for variable block size motion estimation on Field-Programmable Gate Arrays","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2150063395","doi":"https://doi.org/10.1109/fpl.2008.4629912","mag":"2150063395"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045141981","display_name":"Theepan Moorthy","orcid":"https://orcid.org/0000-0002-5969-3791"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Theepan Moorthy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068830776","display_name":"Andy Ye","orcid":"https://orcid.org/0000-0002-2959-5736"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andy Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045141981"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":2.2395,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.88780261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"83","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8407489061355591},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.816012978553772},{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.7855422496795654},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6683496832847595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4874913692474365},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4873877167701721},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.48300302028656006},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.4769914746284485},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4720490872859955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44740819931030273},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41977429389953613},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4191136360168457},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.12351903319358826},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12148669362068176},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10543236136436462}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8407489061355591},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.816012978553772},{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.7855422496795654},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6683496832847595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4874913692474365},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4873877167701721},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.48300302028656006},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.4769914746284485},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4720490872859955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44740819931030273},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41977429389953613},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4191136360168457},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.12351903319358826},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12148669362068176},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10543236136436462},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1836233800","https://openalex.org/W1979459774","https://openalex.org/W1980670664","https://openalex.org/W2003331958","https://openalex.org/W2025044084","https://openalex.org/W2044149496","https://openalex.org/W2088423047","https://openalex.org/W2098857234","https://openalex.org/W2115547150","https://openalex.org/W2134183574","https://openalex.org/W2163391648","https://openalex.org/W4249743740","https://openalex.org/W6638706860"],"related_works":["https://openalex.org/W2163580946","https://openalex.org/W2575964431","https://openalex.org/W2383534223","https://openalex.org/W2086672486","https://openalex.org/W2016594828","https://openalex.org/W2544864643","https://openalex.org/W2014443163","https://openalex.org/W2042607099","https://openalex.org/W614590117","https://openalex.org/W2166572289"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"investigate":[4],"the":[5,13,26,34,40,66,83,88,98,113,150],"use":[6,89],"of":[7,15,33,90,97],"field-programmable":[8],"gate":[9],"arrays":[10],"(FPGAs)":[11],"in":[12],"design":[14,84],"a":[16,138],"highly":[17],"scalable":[18],"variable":[19],"block":[20],"size":[21],"motion":[22],"estimation":[23],"architecture":[24,35,99,151],"for":[25,48,126,159],"H.264/AVC":[27],"video":[28,50,130],"encoding":[29,51,160],"standard.":[30],"The":[31,93],"scalability":[32],"allows":[36],"one":[37],"to":[38,118,154],"incorporate":[39],"system":[41],"into":[42,56],"low":[43],"cost":[44],"single":[45],"FPGA":[46],"solutions":[47,60],"low-resolution":[49],"applications":[52],"as":[53,55,82],"well":[54],"high":[57],"performance":[58,67,106,125,158],"multi-FPGA":[59],"targeting":[61],"high-resolution":[62],"applications.":[63],"To":[64],"overcome":[65],"gap":[68],"between":[69],"FPGAs":[70,103],"and":[71,104],"application":[72],"specific":[73],"integrated":[74],"circuits,":[75],"our":[76],"algorithm":[77],"intelligently":[78],"increases":[79],"its":[80,105],"parallelism":[81],"scales":[85],"while":[86,131],"minimizing":[87],"memory":[91],"bandwidth.":[92],"core":[94],"computing":[95,114,144],"unit":[96,115],"is":[100,107,110,116,152],"implemented":[101],"on":[102,137],"reported.":[108],"It":[109],"shown":[111],"that":[112],"able":[117,153],"achieve":[119,155],"28":[120],"frames":[121],"per":[122],"second":[123],"(fps)":[124],"640x480":[127],"resolution":[128],"VGA":[129],"incurring":[132],"only":[133],"4%":[134],"device":[135,148],"utilization":[136],"Xilinx":[139],"XC5VLX330":[140],"FPGA.":[141],"With":[142],"8":[143],"units":[145],"at":[146],"37%":[147],"utilization,":[149],"31":[156],"fps":[157],"full":[161],"1920x1088":[162],"progressive":[163],"HDTV":[164],"video.":[165]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}