{"id":"https://openalex.org/W2157705066","doi":"https://doi.org/10.1109/fpl.2008.4629910","title":"On-the-fly attestation of reconfigurable hardware","display_name":"On-the-fly attestation of reconfigurable hardware","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2157705066","doi":"https://doi.org/10.1109/fpl.2008.4629910","mag":"2157705066"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070424026","display_name":"Ricardo Chaves","orcid":"https://orcid.org/0000-0002-4450-3983"},"institutions":[{"id":"https://openalex.org/I4210125590","display_name":"Institute for Systems Engineering and Computers","ror":"https://ror.org/033wn8m60","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL","PT"],"is_corresponding":false,"raw_author_name":"Ricardo Chaves","raw_affiliation_strings":["Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands","Instituto Superior T\u00e9cnico, Instituto de Engenharia de Sistemas e Computadores-ID, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Instituto de Engenharia de Sistemas e Computadores-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210125590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047136496","display_name":"Georgi Kuzmanov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125590","display_name":"Institute for Systems Engineering and Computers","ror":"https://ror.org/033wn8m60","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Georgi Kuzmanov","raw_affiliation_strings":["Instituto Superior T\u00e9cnico, Instituto de Engenharia de Sistemas e Computadores-ID, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Instituto de Engenharia de Sistemas e Computadores-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210125590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077537777","display_name":"Leonel Sousa","orcid":"https://orcid.org/0000-0002-8066-221X"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Leonel Sousa","raw_affiliation_strings":["Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3813,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84739745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8932018280029297},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8232996463775635},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7838613390922546},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.6913337707519531},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5847570896148682},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5829241871833801},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5609839558601379},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5503109693527222},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5220520496368408},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4747353494167328},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.46761593222618103},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19502705335617065},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09878742694854736},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.08227503299713135}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8932018280029297},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8232996463775635},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7838613390922546},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.6913337707519531},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5847570896148682},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5829241871833801},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5609839558601379},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5503109693527222},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5220520496368408},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4747353494167328},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.46761593222618103},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19502705335617065},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09878742694854736},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.08227503299713135},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2008.4629910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1539042579","https://openalex.org/W1559467217","https://openalex.org/W1656731780","https://openalex.org/W2099613071","https://openalex.org/W2115175416","https://openalex.org/W2139365775","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W1587494897","https://openalex.org/W2169674017","https://openalex.org/W2385174725","https://openalex.org/W2188443807","https://openalex.org/W1497726515","https://openalex.org/W2129487136","https://openalex.org/W2770508556","https://openalex.org/W2073686524","https://openalex.org/W2084587871"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,24,30,123],"novel":[4],"method":[5],"to":[6,14,23,42,88,109],"perform":[7],"on-the-fly":[8],"attestation":[9,100],"of":[10,36,67,118,122],"hardware":[11,21,45,58,74],"structures":[12],"loaded":[13],"reconfigurable":[15,25,111],"devices.":[16],"Given":[17],"that":[18,97,120],"loadable":[20],"structure":[22],"device":[26],"is":[27,55],"described":[28],"by":[29],"binary":[31],"bitstream,":[32],"the":[33,44,51,60,65,68,72,81,85,110],"hash":[34,52],"value":[35,53],"this":[37,49,98],"bitstream":[38,99],"can":[39,91,101],"be":[40,89,92,102],"calculated":[41],"validate":[43],"structure.":[46],"To":[47,63],"optimize":[48],"attestation,":[50],"computation":[54,70],"implemented":[56],"in":[57],"on":[59],"FPGA":[61,128],"itself.":[62],"guarantee":[64],"integrity":[66],"existing":[69],"architecture,":[71],"proposed":[73],"module":[75],"also":[76],"enforces":[77],"region":[78,82],"delimitation.":[79],"With":[80],"delimitation,":[83],"only":[84],"regions":[86],"intended":[87],"reconfigured":[90],"modified.":[93],"Implementation":[94],"results":[95],"suggest":[96],"performed":[103],"without":[104],"imposing":[105],"an":[106,115],"extra":[107],"delay":[108],"process":[112],"and":[113],"at":[114],"area":[116],"cost":[117],"less":[119],"10%":[121],"Virtex":[124],"II":[125],"Pro":[126],"30":[127],"device.":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}