{"id":"https://openalex.org/W2096228469","doi":"https://doi.org/10.1109/fpl.2008.4629909","title":"Fast toggle rate computation for FPGA circuits","display_name":"Fast toggle rate computation for FPGA circuits","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2096228469","doi":"https://doi.org/10.1109/fpl.2008.4629909","mag":"2096228469"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2008.4629909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029553635","display_name":"Tomasz Czajkowski","orcid":"https://orcid.org/0000-0002-3449-2096"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Tomasz S. Czajkowski","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada","Dept. of ECE, Univ. of Toronto, Toronto, ON"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of ECE, Univ. of Toronto, Toronto, ON","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada","Department of ECE, University of Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of ECE, University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029553635"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.339,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6494295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"65","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7197561264038086},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.688857913017273},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6845536231994629},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.578176736831665},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.524782121181488},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5233023762702942},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5111616253852844},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4487062692642212},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43911564350128174},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.424538254737854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39054325222969055},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3769848346710205},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3492693603038788},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.329621821641922},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28168225288391113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1403450071811676},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10029029846191406}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7197561264038086},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.688857913017273},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6845536231994629},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.578176736831665},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.524782121181488},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5233023762702942},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5111616253852844},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4487062692642212},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43911564350128174},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.424538254737854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39054325222969055},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3769848346710205},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3492693603038788},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.329621821641922},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28168225288391113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1403450071811676},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10029029846191406},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2008.4629909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2008.4629909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field Programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.514.1467","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.514.1467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~czajkow/pubs/flds_toggle_rate_fpl2008.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1973099952","https://openalex.org/W1984698032","https://openalex.org/W2008646625","https://openalex.org/W2036819491","https://openalex.org/W2097521167","https://openalex.org/W2106428673","https://openalex.org/W2116305334","https://openalex.org/W2126377434","https://openalex.org/W2137917061","https://openalex.org/W2138689074","https://openalex.org/W2145508066","https://openalex.org/W2153690766","https://openalex.org/W2160952696","https://openalex.org/W2164875860","https://openalex.org/W4232911756","https://openalex.org/W4241239131","https://openalex.org/W4242650998","https://openalex.org/W6643733856","https://openalex.org/W6677470389"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W2949084706","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W1564576805","https://openalex.org/W4254372399","https://openalex.org/W2184011203"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,28,67,84],"fast":[4],"and":[5,133],"scalable":[6],"method":[7,109],"of":[8,35,47,59,120],"computing":[9],"signal":[10],"toggle":[11],"rate":[12],"in":[13,27,83,116],"FPGA-based":[14],"circuits.":[15],"Our":[16],"technique":[17,114],"is":[18,50,64],"vectorless":[20,112],"estimation":[21,113],"technique,":[22],"which":[23,63],"can":[24,39],"be":[25],"used":[26],"CAD":[29,125],"tool":[30],"to":[31,53,79],"identify":[32],"the":[33,36,99,111,117,128],"parts":[34],"circuit":[37,77],"that":[38,107],"benefit":[40],"from":[41],"power":[42],"optimization.":[43],"A":[44],"key":[45],"advantage":[46],"our":[48,73,108],"approach":[49,74,89],"its":[51],"ability":[52],"efficiently":[54],"account":[55,80],"for":[56,81,98],"spatial":[57],"correlation":[58],"related":[60],"logic":[61,85],"cones,":[62],"accomplished":[65],"using":[66],"novel":[68],"XOR-based":[69],"decomposition.":[70],"In":[71],"addition,":[72],"uses":[75],"post-routing":[76],"delays":[78],"glitches":[82],"circuit.":[86],"The":[87,104],"proposed":[88],"was":[90],"tested":[91],"on":[92],"14":[93],"MCNC":[94],"benchmark":[95],"circuits":[96],"compiled":[97],"Altera":[100],"Stratix":[101],"II":[102,123],"devices.":[103],"results":[105],"indicate":[106],"improves":[110],"available":[115],"latest":[118],"version":[119],"Alterapsilas":[121],"Quartus":[122],"commercial":[124],"tool,":[126],"reducing":[127],"average":[129],"error":[130],"by":[131,136],"37%":[132],"standard":[134],"deviation":[135],"59%.":[137]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}